DS2141A
7 of 39
RCR1: RECEIVE CONTROL REGISTER 1 (2Bh)
(MSB) (LSB)
- ARC OOF1 OOF2 SYNCC SYNCT SYNCE RESYNC
SYMBOL POSITION NAME AND DESCRIPTION
- RCR1.7 Not Assigned. Should be set to 0 when written to.
ARC RCR1.6
Auto Resync Criteria.
0=Resync on OOF or RCL event.
1=Resync on OOF only.
OOF1 RCR1.5
Out Of Frame Select 1.
0=2/4 frame bits in error.
1=2/5 frame bits in error.
OOF2 RCR1.4
Out Of Frame Select 2.
0=follow RCR1.5.
1=2/6 frame bits in error.
SYNCC RCR1.3
Sync Criteria.
In D4 Framing Mode.
0=search for Ft pattern, then search for Fs pattern.
1=cross couple Ft and Fs pattern.
In ESF Framing Mode.
0=search for FPS pattern only.
1=search for FPS and verify with CRC6.
SYNCT RCR1.2
Sync Time.
0=qualify 10 bits.
1=qualify 24 bits.
SYNCE RCR1.1
Sync Enable.
0=auto resync enabled.
1=auto resync disabled.
RESYNC RCR1.0 Resync. When toggled from low to high, a resync is initiated.
Must be cleared and set again for a subsequent resync.
DS2141A
8 of 39
RCR2: RECEIVE CONTROL REGISTER 2 (2Ch)
(MSB) (LSB)
RCS RZBTSI RSDW RSM RSIO RD4YM FSBE BPVCRS
SYMBOL POSITION NAME AND DESCRIPTION
RCS RCR2.7
Receive Code Select.
0=idle code (7F Hex).
1=digital milliwatt code (1E/0B/0B/1E/9E/8B/8B/9E Hex).
RZBTSI RCR2.6
Receive Side ZBTSI Enable.
0=ZBTSI disabled.
1=ZBTSI enabled.
RSDW RCR2.5
RSYNC Double-Wide.
0=do not pulse double-wide in signaling frames.
1=do pulse double-wide in signaling frames.
(note: this bit must be set to 0 when RCR2.4 = 1 or when
RCR2.3 = 1).
RSM RCR2.4
RSYNC Mode Select.
0=frame mode (see the timing in Section 13).
1=multiframe mode (see the timing in Section 13).
RSIO RCR2.3
RSYNC I/O Select.
0=RSYNC is an output.
1=RSYNC is an input (only valid if elastic store enabled).
(note: this bit must be set to 0 when CCR1.2 = 0).
RD4YM RCR2.2
Receive Side D4 Yellow Alarm Select.
0=0 in bit 2 of all channels.
1=a 1 in the S-bit position of frame 12.
FSBE RCR2.1
Fs-Bit Error Report Enable.
0=do not report bit errors in the Fs-bit position in FECR.
1=report bit errors in the Fs-bit position in FECR.
BPVCRS RCR2.0
BPVCRS Function Select.
0=counts bipolar violations.
1=counts ESF error events (CRC6 OR 'ed with RLOS).
DS2141A
9 of 39
TCR1: TRANSMIT CONTROL REGISTER 1 (35h)
(MSB) (LSB)
ODF TFPT TCPT RBSE GB7S TLINK TBL TYEL
SYMBOL POSITION NAME AND DESCRIPTION
ODF TCR1.7
Output Data Format.
0=bipolar data at TPOS and TNEG.
1=NRZ data at TPOS; TNEG = 0.
TFPT TCR1.6
Transmit Framing Pass Through.
0=Ft or FPS bits sourced internally.
1=Ft or FPS bits sampled at TSER during F-bit time.
TCPT TCR1.5
Transmit CRC Pass Through.
0=source CRC6 bits internally.
1=CRC6 bits sampled at TSER during F-bit time.
RBSE TCR1.4
Robbed Bit Signaling Enable.
0=no signaling is inserted in any channel.
1=signaling is inserted in all channels (the TTR registers can be
used to block insertion on a channel by channel basis).
GB7S TCR1.3
Global Bit 7 Stuffing.
0=allow the TTR registers to determine which channels
containing all zeros are to be bit 7 stuffed.
1=force bit 7 stuffing in all zero byte channels regardless of how
the TTR registers are programmed.
TLINK TCR1.2
TLINK Select.
0=source FDL or Fs bits from TFDL register.
1=source FDL or Fs bits from the TLINK pin.
TBL TCR1.1
Transmit Blue Alarm.
0=transmit data normally.
1=transmit an unframed all 1's code at TPOS and TNEG.
TYEL TCR1.0
Transmit Yellow Alarm.
0=do not transmit yellow alarm.
1=transmit yellow alarm.

DS2141AQ+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Telecom Interface ICs T1 Controller w/Elastic Store
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet