16
LTC3732
3732f
The selection of C
OUT
is driven by the required effective
series resistance (ESR). Typically once the ESR require-
ment is satisfied the capacitance is adequate for filtering.
The steady-state output ripple (V
OUT
) is determined by:
∆∆V I ESR
NfC
OUT RIPPLE
OUT
≈+
1
8
where f = operating frequency of each stage, N is the
number of output stages, C
OUT
= output capacitance and
I
L
= ripple current in each inductor. The output ripple is
highest at maximum input voltage since I
L
increases
with input voltage. The output ripple will be less than 50mV
at max V
IN
with I
L
= 0.4I
OUT(MAX)
assuming:
C
OUT
required ESR < N • R
SENSE
and
C
OUT
> 1/(8Nf)(R
SENSE
)
The emergence of very low ESR capacitors in small,
surface mount packages makes very small physical imple-
mentations possible. The ability to externally compensate
the switching regulator loop using the I
TH
pin allows a
much wider selection of output capacitor types. The
impedance characteristics of each capacitor type is sig-
nificantly different than an ideal capacitor and therefore
requires accurate modeling or bench evaluation during
design.
Manufacturers such as Nichicon, United Chemicon and
Sanyo should be considered for high performance through-
hole capacitors. The OS-CON semiconductor dielectric
capacitor available from Sanyo and the Panasonic SP
surface mount types have a good (ESR)(size) product.
Once the ESR requirement for C
OUT
has been met, the
RMS current rating generally far exceeds the I
RIPPLE(P-P)
requirement. Ceramic capacitors from AVX, Taiyo Yuden,
Murata and Tokin offer high capacitance value and very
low ESR, especially applicable for low output voltage
applications.
In surface mount applications, multiple capacitors may
have to be paralleled to meet the ESR or RMS current
handling requirements of the application. Aluminum elec-
trolytic and dry tantalum capacitors are both available in
surface mount configurations. New special polymer
surface mount capacitors offer very low ESR also but have
much lower capacitive density per unit volume. In the case
of tantalum, it is critical that the capacitors are surge tested
for use in switching power supplies. Several excellent
choices are the AVX TPS, AVX TPSV, the KEMET T510
series of sur
face-mount tantalums or the Panasonic SP
series of surface mount special polymer capacitors avail-
able in case heights ranging from 2mm to 4mm. Other
capacitor types include Sanyo POS-CAP, Sanyo OS-CON,
Nichicon PL series and Sprague 595D series. Consult the
manufacturer for other specific recommendations.
R
SENSE
Selection for Output Current
Once the frequency and inductor have been chosen,
R
SENSE1,
R
SENSE2,
R
SENSE3
are determined based on the
required peak inductor current. The current comparator
has a maximum threshold of 75mV/R
SENSE
and an input
common mode range of SGND to (1.1) • V
CC
. The current
comparator threshold sets the peak inductor current,
yielding a maximum average output current I
MAX
equal to
the peak value less half the peak-to-peak ripple current,
I
L
.
Allowing a margin for variations in the IC and external
component values yields:
RN
mV
I
SENSE
MAX
=
50
The IC works well with values of R
SENSE
from 0.002 to
0.02.
V
CC
Decoupling
The V
CC
pin supplies power not only to the internal circuits
of the controller but also to the top and bottom gate
drivers on the IC and therefore must be bypassed
very carefully to ground with a ceramic capacitor, type
X7R or X5R (depending upon the operating temperature
environment) of
at least 1
µ
F imme
diately next to the IC
and preferably an additional 10µF placed very close to
the IC due to the extremely high instantaneous currents
involved. The total capacitance, taking into account the
voltage coefficient of ceramic capacitors, should be
100 times as large as the total combined gate charge
capacitance of ALL of the MOSFETs being driven. Good
APPLICATIO S I FOR ATIO
WUUU
17
LTC3732
3732f
bypassing close to the IC is necessary to supply the high
transient currents required by the MOSFET gate drivers
while keeping the 5V supply quiet enough so as not to
disturb the very small-signal high bandwidth of the current
comparators.
Topside MOSFET Driver Supply (C
B
, D
B
)
External bootstrap capacitors, C
B
, connected to the BOOST
pins, supply the gate drive voltages for the topside
MOSFETs. Capacitor C
B
in the Functional Diagram is
charged though diode D
B
from V
CC
when the SW pin is
low. When one of the topside MOSFETs turns on, the
driver places the C
B
voltage across the gate-source of the
desired MOSFET. This enhances the MOSFET and turns on
the topside switch. The switch node voltage, SW, rises to
V
IN
and the BOOST pin follows. With the topside MOSFET
on, the boost voltage is above the input supply (V
BOOST
=
V
CC
+ V
IN
). The value of the boost capacitor C
B
needs to be
30 to 100 times that of the total input capacitance of the
topside MOSFET(s). The reverse breakdown of D
B
must be
greater than V
IN(MAX).
Differential Amplifier
The IC has a true remote voltage sense capability. The
sensing connections should be returned from the load,
back to the differential amplifier’s inputs through a com-
mon, tightly coupled pair of PC traces. The differential
amplifier rejects common mode signals capacitively or
inductively radiated into the feedback PC traces as well as
ground loop disturbances. The differential amplifier out-
put signal is divided down through the VID DAC and is
compared with the internal, precision 0.6V voltage refer-
ence by the error amplifier.
The differential amplifier has a 0 to V
CC
common mode
input range and an output swing range of 0 to V
CC
– 1.2V.
The output uses an NPN emitter follower without any
internal pull-down current. A DC resistive load to ground
is required in order to sink current.
Output Voltage
The IC includes a digitally controlled 5-bit attenuator
producing output voltages as defined in Table 1. Output
voltages with 25mV increments are produced from 1.075V
to 1.850V.
Each VID digital input is pulled up to a logical high with an
internal 3µA. The input logic threshold is approximately
1.2V but the input circuit can withstand an input voltage of
up to 7V.
Table 1. VID Output Voltage Programming
CODE V
OUT
CODE V
OUT
B4 B3 B2 B1 B0 B4 B3 B2 B1 B0
100001.450V 0 00001.850V
100011.425V 0 00011.825V
100101.400V 0 00101.800V
100111.375V 0 00111.775V
101001.350V 0 01001.750V
101011.325V 0 01011.725V
101101.300V 0 01101.700V
101111.275V 0 01111.675V
110001.250V 0 10001.650V
110011.225V 0 10011.625V
110101.200V 0 10101.600V
110111.175V 0 10111.575V
111001.150V 0 11001.550V
111011.125V 0 11011.525V
111101.100V 0 11101.500V
111111.075V 0 11111.475V
Soft-Start/Run Function
The RUN/SS pin provides three functions: 1) ON/OFF, 2)
soft-start and 3) a defeatable short-circuit latch off timer.
Soft-start reduces the input power sources’ surge cur-
rents by gradually increasing the controller’s current limit
(proportional to an internal buffered and clamped V
ITH
).
The latchoff timer prevents very short, extreme load
transients from tripping the overcurrent latch. A small
pull-up current (>5µA) supplied to the RUN/SS pin will
prevent the overcurrent latch from operating. A maximum
pullup current of 200µA is allowed into the RUN/SS pin
even though the voltage at the pin may exceed the absolute
maximum rating for the pin. This is because the current is
limited and an internal protection circuit is provided. The
following explanation describes how this function oper-
ates.
An internal 1.5µA current source charges up the C
SS
capacitor. When the voltage on RUN/SS reaches 1.5V, the
APPLICATIO S I FOR ATIO
WUUU
18
LTC3732
3732f
controller is permitted to start operating. As the voltage on
RUN/SS increases from 1.5V to 3.5V, the internal current
limit is increased from 20mV/R
SENSE
to 75mV/R
SENSE
.
The output current limit ramps up slowly, taking an
additional 1s/µF to reach full current. The output current
thus ramps up slowly, eliminating the starting surge
current required from the input power supply. If RUN/SS
has been pulled all the way to ground, there is a delay
before starting of approximately:
t
V
A
CsFC
t
VV
A
CsFC
DELAY SS SS
IRAMP SS SS
=
µ
()
=
µ
()
15
15
1
315
15
1
.
.
/
.
.
/
By pulling the RUN/SS pin below 0.4V the IC is put into low
current shutdown (I
Q
< 100 µA). The RUN/SS pin can be
driven directly from logic as shown in Figure7. Diode, D1,
in Figure 7 reduces the start delay but allows C
SS
to ramp
up slowly providing the soft-start function. The RUN/SS
pin has an internal 6V zener clamp (see the Functional
Diagram).
Fault Conditions: Overcurrent Latchoff
The RUN/SS pins also provide the ability to latch off the
controllers when an overcurrent condition is detected. The
RUN/SS capacitor is used initially to turn on and limit the
inrush current of all three output stages. After the control-
lers have been started and been given adequate time to
charge up the output capacitor and provide full load
current, the RUN/SS capacitor is used for a short-circuit
timer. If the output voltage falls to less than 70% of its
nominal value, the RUN/SS capacitor begins discharging
on the assumption that the output is in an overcurrent
condition. If the condition lasts for a long enough period,
as determined by the size of the RUN/SS capacitor, the
discharge current, and the circuit trip point, the controller
will be shut down until the RUN/SS pin voltage is recycled.
If the overload occurs during start-up, the time can be
approximated by:
t
LO1
>> (C
SS
• 0.6V)/(1.5µA) = 4 • 10
5
(C
SS
)
If the overload occurs after start-up, the voltage on the
RUN/SS capacitor will continue charging and will provide
additional time before latching off:
t
LO2
>> (C
SS
• 3V)/(1.5µA) = 2 • 10
6
(C
SS
)
This built-in overcurrent latchoff can be overridden by
providing a pull-up resistor to the RUN/SS pin from V
CC
as shown in Figure 7. When V
CC
is 5V, a 200k resistance
will prevent the discharge of the RUN/SS capacitor
during an overcurrent condition but also shortens the
soft-start period, so a larger RUN/SS capacitor value may
be required.
APPLICATIO S I FOR ATIO
WUUU
RUN/SS
PIN
RUN/SS
PIN
5V
V
CC
R
SS
C
SS
C
SS
3732 F07
D1
3.3V OR 5V
SHDN
SHDN
Figure 7. RUN/SS Pin Interfacing
Why should you defeat overcurrent latchoff? During the
prototyping stage of a design, there may be a problem with
noise pick-up or poor layout causing the protection circuit
to latch off the controller. Defeating this feature allows
troubleshooting of the circuit and PC layout. The internal
foldback current limiting still remains active, thereby
protecting the power supply system from failure. A deci-
sion can be made after the design is complete whether to
rely solely on foldback current limiting or to enable the
latchoff feature by removing the pull-up resistor.
The value of the soft-start capacitor C
SS
may need to be
scaled with output current, output capacitance and load
current characteristics. The minimum soft-start capaci-
tance is given by:
C
SS
> (C
OUT
)(V
OUT
) (10
–4
) (R
SENSE
)
The minimum recommended soft-start capacitor of
C
SS
= 0.1µF will be sufficient for most applications.
Current Foldback
In certain applications, it may be desirable to defeat the
internal current foldback function. A negative impedance
is experienced when powering a switching regulator.
That
is, the input current is higher at a lower V
IN
and
decreases as V
IN
is increased. Current foldback is de-
signed to accommodate a normal, resistive load having

LTC3732CG#TRPBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Switching Voltage Regulators 3-Phase. 5-Bit VID, 600kHz Synch Buck Switching Controller
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union