CS5157H
http://onsemi.com
4
ELECTRICAL CHARACTERISTICS (0°C < T
A
< +70°C; 0°C < T
J
< +125°C; 8.0 V < V
CC1
< 14 V; 5.0 V < V
CC2
< 20 V;DAC Code:
V
ID4
= V
ID2
= V
ID1
= V
ID0
= 1; V
ID3
= 0
;
CV
GATE(L)
and CV
GATE(H)
= 1.0 nF; C
OFF
= 330 pF; C
SS
= 0.1 mF, unless otherwise specified.)
Characteristic Test Conditions Min Typ Max Unit
DAC
Input Threshold V
ID0,
V
ID1
, V
ID2
, V
ID3
, V
ID4
1.00 1.25 2.40 V
Input Pullup Resistance V
ID0,
V
ID1
, V
ID2
, V
ID3
, V
ID4
25 50 100
kW
Pullup Voltage 4.85 5.00 5.15 V
Accuracy (all codes except 11111) Measure V
FB
= V
COMP
, 25°C T
J
125°C 1.0 %
V
ID4
V
ID3
V
ID2
V
ID1
V
ID0
0 1 1 1 1 1.2870 1.3000 1.3130 V
0 1 1 1 0 1.3365 1.3500 1.3635 V
0 1 1 0 1 1.3860 1.4000 1.4140 V
0 1 1 0 0 1.4355 1.4500 1.4645 V
0 1 0 1 1 1.4850 1.5000 1.5150 V
0 1 0 1 0 1.5345 1.5500 1.5655 V
0 1 0 0 1 1.5840 1.6000 1.6160 V
0 1 0 0 0 1.6335 1.6500 1.6665 V
0 0 1 1 1 1.6830 1.7000 1.7170 V
0 0 1 1 0 1.7325 1.7500 1.7675 V
0 0 1 0 1 1.7820 1.8000 1.8180 V
0 0 1 0 0 1.8315 1.8500 1.8685 V
0 0 0 1 1 1.8810 1.9000 1.9190 V
0 0 0 1 0 1.9305 1.9500 1.9695 V
0 0 0 0 1 1.9800 2.0000 2.0200 V
0 0 0 0 0 2.0295 2.0500 2.0705 V
1 1 1 1 1 1.2191 1.2440 1.2689 V
1 1 1 1 0 2.0790 2.1000 2.1210 V
1 1 1 0 1 2.1780 2.2000 2.2220 V
1 1 1 0 0 2.2770 2.3000 2.3230 V
1 1 0 1 1 2.3760 2.4000 2.4240 V
1 1 0 1 0 2.4750 2.5000 2.5250 V
1 1 0 0 1 2.5740 2.6000 2.6260 V
1 1 0 0 0 2.6730 2.7000 2.7270 V
1 0 1 1 1 2.7720 2.8000 2.8280 V
1 0 1 1 0 2.8710 2.9000 2.9290 V
1 0 1 0 1 2.9700 3.0000 3.0300 V
1 0 1 0 0 3.0690 3.1000 3.1310 V
1 0 0 1 1 3.1680 3.2000 3.2320 V
1 0 0 1 0 3.2670 3.3000 3.3330 V
1 0 0 0 1 3.3660 3.4000 3.4340 V
1 0 0 0 0 3.4650 3.5000 3.5350 V
CS5157H
http://onsemi.com
5
ELECTRICAL CHARACTERISTICS (0°C < T
A
< +70°C; 0°C < T
J
< +125°C; 8.0 V < V
CC1
< 14 V; 5.0 V < V
CC2
< 20 V;DAC Code:
V
ID4
= V
ID2
= V
ID1
= V
ID0
= 1; V
ID3
= 0
;
CV
GATE(L)
and CV
GATE(H)
= 1.0 nF; C
OFF
= 330 pF; C
SS
= 0.1 mF, unless otherwise specified.)
Characteristic UnitMaxTypMinTest Conditions
Supply Current
I
CC1
No Switching 8.5 13.5 mA
I
CC2
No Switching 1.6 3.0 mA
Operating I
CC1
V
FB
= COMP = V
FFB
8.0 13 mA
Operating I
CC2
V
FB
= COMP = V
FFB
2.0 5.0 mA
C
OFF
Normal Charge Time V
FFB
= 1.5 V; V
SS
= 5.0 V 1.0 1.6 2.2
ms
Extension Charge Time V
SS
= V
FFB
= 0 5.0 8.0 11.0
ms
Discharge Current C
OFF
to 5.0 V; V
FB
> 1.0 V 5.0 mA
Time Out Timer
Time Out Time V
FB
= V
COMP
; V
FFB
= 2.0 V;
Record V
GATE(H)
Pulse High Duration
10 30 65
ms
Fault Mode Duty Cycle V
FFB
= 0V 35 50 70 %
PACKAGE PIN DESCRIPTION
PACKAGE PIN #
PIN SYMBOL
FUNCTION
SOIC−16
1, 2, 3, 4, 6 V
ID0
−V
ID4
Voltage ID DAC input pins. These pins are internally pulled up to 5.0 V providing logic ones if left
open. V
ID4
selects the DAC range. When V
ID4
is High (logic one), the DAC range is 2.10 V to
3.50 V with 100 mV increments. When V
ID4
is Low (logic zero), the DAC range is 1.30 V to
2.05 V with 50 mV increments. V
ID0
− V
ID4
select the desired DAC output voltage. Leaving all
5 DAC input pins open results in a DAC output voltage of 1.2440 V, allowing for adjustable output
voltage, using a traditional resistor divider.
5 SS
Soft−Start Pin. A capacitor from this pin to LGND in conjunction with internal 60 mA current
source provides Soft−Start function for the controller. This pin disables fault detect function
during Soft−Start. When a fault is detected, the Soft−Start capacitor is slowly discharged by
internal 2.0 mA current source setting the time out before trying to restart the IC.
Charge/discharge current ratio of 30 sets the duty cycle for the IC when the regulator output is
shorted.
7 C
OFF
A capacitor from this pin to ground sets the time duration for the on board one shot, which is
used for the constant off time architecture.
8 V
FFB
Fast feedback connection to the PWM comparator. This pin is connected to the regulator output.
The inner feedback loop terminates on time.
9 V
CC2
Boosted power for the high side gate driver.
10 V
GATE(H)
High FET driver pin capable of 1.5 A peak switching current. Internal circuit prevents V
GATE(H)
and V
GATE(L)
from being in high state simultaneously.
11 PGND High current ground for the IC. The MOSFET driver is referenced to this pin. Input capacitor
ground and the source of lower FET should be tied to this pin.
12 V
GATE(L)
Low FET driver pin capable of 1.5 A peak switching current.
13 V
CC1
Input power for the IC and low side gate driver.
14 LGND Signal ground for the IC. All control circuits are referenced to this pin.
15 COMP Error amplifier compensation pin. A capacitor to ground should be provided externally to
compensate the amplifier.
16 V
FB
Error amplifier DC feedback input. This is the master voltage feedback which sets the output
voltage. This pin can be connected directly to the output or a remote sense trace.
CS5157H
http://onsemi.com
6
Figure 2. Block Diagram
+
+
+
V
CC1
SS
V
ID0
V
ID1
V
ID2
V
ID3
V
ID4
V
FFB
Low
Comparator
V
FFB
Fast Feedback
LGnd
Slow Feedback
PWM
Comparator
SS Low
Comparator
SS High
Comparator
5 BIT
DAC
V
CC1
Monitor
Comparator
Error
Amplifier
V
CC1
V
CC2
C
OFF
V
GATE(H
)
V
GATE(
L)
PGnd
FAULT
FAULT
FAULT
Latch
PGnd
R
S
Q
Q
R
S
Q
Q
R
S
Q
Latch
PMW
C
OFF
One Shot
Off−Time
Timeout
Time−Out
Timer
Edge Triggered
Extended
Off−Time
Timeout
Normal
Off−Time
Timeout
Maximum
On−Time
Timeout
(30 ms)
GATE(H) = ON
GATE(H) = OFF
2.0 mA
60 mA
5.0 V
0.7 V
2.5 V
1.0 V
+
+
+
3.90 V
3.85V
V
FB
C
OMP
PWM COMP
APPLICATIONS INFORMATION
THEORY OF OPERATION
V
2
Control Method
The V
2
method of control uses a ramp signal that is
generated by the ESR of the output capacitors. This ramp is
proportional to the AC current through the main inductor
and is offset by the value of the DC output voltage. This
control scheme inherently compensates for variation in
either line or load conditions, since the ramp signal is
generated from the output voltage itself. This control
scheme inherently compensates for variation in either line or
load conditions, since the ramp signal is generated from the
output voltage itself. This control scheme differs from
traditional techniques such as voltage mode, which
generates an artificial ramp, and current mode, which
generates a ramp from inductor current.
Figure 3. V
2
Control Diagram
COMP
V
FFB
Reference
Voltage
+
+
PWM
Comparator
Ramp
Signal
Error
Amplifier
Error
Signal
Output
Voltage
Feedback
V
FB
V
GATE(L)
E
C
V
GATE(H)

CS5157HGD16

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Switching Controllers 5-Bit Synchronous
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet