22
LTC1703
1703fa
the LC roll-off happens close to the LC pole, limiting the
total phase shift due to the LC. The additional phase
compensation in the feedback amplifier allows the 0dB
point to be at or above the LC pole frequency, improving
loop bandwidth substantially over a simple type 1 loop. It
has limited ability to compensate for LC combinations
where low capacitor ESR keeps the phase shift near 180°
for an extended frequency range. LTC1703 circuits using
conventional switching grade electrolytic output capaci-
tors can often get acceptable phase margin with type 2
compensation.
“Type 3” loops (Figure 11) use two poles and two zeros to
obtain a 180° phase boost in the middle of the frequency
band. A properly designed type 3 circuit can maintain
acceptable loop stability even when low output capacitor
ESR causes the LC section to approach 180° phase shift
well above the initial LC roll-off. As with a type 2 circuit, the
loop should cross through 0dB in the middle of the phase
bump to maximize phase margin. Many LTC1703 circuits
using low ESR tantalum or OS-CON output capacitors
OUT
IN
R1
C2
C1
R2
R
B
1703 F10a
V
REF
+
Figure 10a. Type 2 Amplifier Schematic Diagram
GAIN
(dB)
PHASE
(DEG)
1703 F10b
00
–90
180
270
PHASE
GAIN
–6dB/OCT
6dB/OCT
Figure 10b. Type 2 Amplifier Transfer Function
OUT
IN
R1
R3
C2
C1
C3
R2
R
B
1703 F11a
V
REF
+
GAIN
(dB)
PHASE
(DEG)
1703 F11b
00
–90
180
270
+6dB/OCT
6dB/OCT
PHASE
GAIN
6dB/OCT
Figure 11a. Type 3 Amplifier Schematic Diagram
Figure 11b. Type 3 Amplifier Transfer Function
need type 3 compensation to obtain acceptable phase
margin with a high bandwidth feedback loop.
Feedback Component Selection
Selecting the R and C values for a typical type 2 or type 3
loop is a nontrivial task. The applications shown in this data
sheet show typical values, optimized for the power com-
ponents shown. They should give acceptable performance
with similar power components, but can be way off if even
one major power component is changed significantly.
Applications that require optimized transient response will
need to recalculate the compensation values specifically
for the circuit in question. The underlying mathematics are
complex, but the component values can be calculated in a
straightforward manner if we know the gain and phase of
the modulator at the crossover frequency.
Modulator gain and phase can be measured directly from
a breadboard, or can be simulated if the appropriate
parasitic values are known. Measurement will give more
APPLICATIO S I FOR ATIO
WUUU
23
LTC1703
1703fa
V(OUT) in degrees. Refer to your SPICE manual for details
of how to generate this plot.
*1703 modulator gain/phase
*
©
1999 Linear Technology
*this file written to run with PSpice 8.0
*may require modifications for other SPICE
simulators
*MOSFETs
rfet mod sw 0.02 ;MOSFET rdson
*inductor
lext sw out1 1u ;inductor value
rl out1 out 0.005 ;inductor series R
*output cap
cout out out2 1000u ;capacitor value
resr out2 0 0.01 ;capacitor ESR
*1703 internals
emod mod 0 laplace {v(comp)} =
+ {5*exp(–s*909e–9)} ;5 -> 3.3 for 3.3 VCC
*emod mod 0 comp 0 5 ;use if above lines fail
vstim comp 0 0 ac 1 ;ac stimulus
.ac dec 100 1k 1meg
.probe
.end
With the gain/phase plot in hand, a loop crossover fre-
quency can be chosen. Usually the curves look something
like Figure 8. Choose the crossover frequency in the rising
or flat parts of the phase curve, beyond the external LC
poles. Frequencies between 10kHz and 50kHz usually
work well. Note the gain (GAIN, in dB) and phase (PHASE,
in degrees) at this point. The desired feedback amplifier
gain will be –GAIN to make the loop gain 0dB at this
frequency. Now calculate the needed phase boost, assum-
ing 60° as a target phase margin:
BOOST = –(PHASE + 30°)
If the required BOOST is less than 60°, a type 2 loop can
be used successfully, saving two external components.
BOOST values greater than 60° usually require type 3
loops for satisfactory performance.
Finally, choose a convenient resistor value for R1 (10k is
usually a good value). Note that channel 1 includes R1 and
R
B
internally as part of the VID DAC circuitry. R1 is fixed
at 10k and R
B
varies depending on the VID code
selected.
accurate results, but simulation can often get close enough
to give a working system. To measure the modulator gain
and phase directly, wire up a breadboard with an LTC1703
and the actual MOSFETs, inductor, and input and output
capacitors that the final design will use. This breadboard
should use appropriate construction techniques for high
speed analog circuitry: bypass capacitors located close to
the LTC1703, no long wires connecting components,
appropriately sized ground returns, etc. Wire the feedback
amplifier as a simple type 1 loop, with a 10k resistor from
V
OUT
to FB and a 0.1µF feedback capacitor from COMP to
FB. Choose the bias resistor (R
B
) as required to set the
desired output voltage. Disconnect R
B
from ground and
connect it to a signal generator or to the source output of
a network analyzer (Figure 12) to inject a test signal into the
loop. Measure the gain and phase from the COMP pin to
the output node at the positive terminal of the output
capacitor. Make sure the analyzer’s input is AC coupled so
that the DC voltages present at both the COMP and V
OUT
nodes don’t corrupt the measurements or damage the
analyzer.
BOOST2
TG
SW
BG
FCB
FAULT
COMP
FB
RUN/SS
1/2 LTC1703
V
CC
10
MBR0530T
C
IN
5V
QT
1µF
V
OUT
TO
ANALYZER
V
COMP
TO
ANALYZER
AC
SOURCE
FROM
ANALYZER
L
EXT
QB
10µF
0.1µF
R
B
PV
CC
SGND
PGND
+
+
10k
NC
C
OUT
1703 F12
+
Figure 12. Modulator Gain/Phase Measurement Set-Up
If breadboard measurement is not practical, a SPICE
simulation can be used to generate approximate gain/
phase curves. Plug the expected capacitor, inductor and
MOSFET values into the following SPICE deck and gener-
ate an AC plot of V(V
OUT
)/V(COMP) in dB and phase of
APPLICATIO S I FOR ATIO
WUUU
24
LTC1703
1703fa
CURRENT LIMIT PROGRAMMING
Programming the current limit on the LTC1703 is straight-
forward. The I
MAX
pin sets the current limit by setting the
maximum allowable voltage drop across QB (the bottom
MOSFET) before the current limit circuit engages. The
voltage across QB is set by its on-resistance and the
current flowing in the inductor, which is the same as the
output current. The LTC1703 current limit circuit inverts
the voltage at I
MAX
before comparing it with the negative
voltage across QB, allowing the current limit to be set with
a positive voltage.
To set the current limit, calculate the expected voltage
drop across QB at the maximum desired current:
V
PROG
= (I
ILIM
)(R
DS(ON)
) + CF
I
LIM
should be chosen to be quite a bit higher than the
expected operating current, to allow for MOSFET R
DS(ON)
changes with temperature. Setting I
LIM
to 150% of the
maximum normal operating current is usually safe and will
adequately protect the power components if they are
chosen properly. The CF term is an approximate factor that
corrects for errors caused by ringing on the switch node
(illustrated in Figure 6). This correction factor will change
depending on the layout and the components used, but
100mV is usually a good starting point. However, to
provide adequate margin and to accommodate for offsets
and external variations, it is recommended that V
PROG
be
calculated with CF = 100 ± 50mV. V
PROG
is then pro-
grammed at the I
MAX
pin using the internal 10µA pull-up
and an external resistor:
R
ILIM
= V
PROG
/10µA
The resulting value of R
ILIM
should be checked in an actual
circuit to ensure that the I
LIM
circuit kicks in as expected.
MOSFET R
DS(ON)
specs are like horsepower ratings in
automobiles, and should be taken with a grain of salt.
Circuits that use very low values for R
IMAX
(<20k) should
be checked carefully, since small changes in R
IMAX
can
cause large I
LIM
changes when the 100mV correction
factor makes up a large percentage of the total V
PROG
value. If V
PROG
is set too low, the LTC1703 may fail to
start up.
Now calculate the remaining values:
(K is a constant used in the calculations)
ƒ = chosen crossover frequency
G = 10
(GAIN/20)
(this converts GAIN in dB to G in absolute
gain)
Type 2 Loop:
K Tan
BOOST
C
GKR
CCK
R
K
C
R
VR
VV
B
REF
OUT REF
=+°
=
πƒ
=
()
=
πƒ
=
()
2
45
2
1
21
12 1
2
21
1
2
Type 3 Loop:
K Tan
BOOST
C
GR
CCK
R
K
C
R
R
K
C
KR
R
VR
VV
B
REF
OUT REF
=+°
=
πƒ
=
()
=
πƒ
=
()
=
πƒ
=
()
2
4
45
2
1
21
12 1
2
21
3
1
1
3
1
23
1
APPLICATIO S I FOR ATIO
WUUU

LTC1703IG#TRPBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Switching Voltage Regulators 2x 550kHz Sync 2-PhSw Reg Cntr w/ 5-B VI
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union