PDF: 09005aef822553c2/Source: 09005aef822553af Micron Technology, Inc., reserves the right to change products or specifications without notice.
HT36HTJ51272.fm - Rev. B 7/06 EN
3 ©2003 Micron Technology, Inc. All rights reserved.
4GB (x72, ECC, DR) 240-Pin DDR2 SDRAM RDIMM
Pin Assignments and Descriptions
Table 5: Pin Descriptions
Symbol Type Description
ODT0, ODT1 Input
(SSTL18)
On-die termination: ODT (registered HIGH) enables termination resistance internal to the
DDR2 SDRAM. When enabled, ODT is only applied to the following pins: DQ, DQS, DQS#, and
CB. The ODT input will be ignored if disabled via the LOAD MODE command.
CK0, CK0# Input
(SSTL18)
Clock: CK and CK# are differential clock inputs. All address and control input signals are
sampled on the crossing of the positive edge of CK and negative edge of CK#. Output data
(DQs and DQS/DQS#) is referenced to the crossings of CK and CK#.
CKE0, CKE1 Input
(SSTL18)
Clock enable: CKE (registered HIGH) activates and CKE (registered LOW) deactivates
clocking circuitry on the DDR2 SDRAM.
S0#, S1# Input
(SSTL18)
Chip select: S# enables (registered LOW) and disables (registered HIGH) the command
decoder.
RAS#, CAS#,
WE#
Input
(SSTL18)
Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being
entered.
BA0–BA2 Input
(SSTL18)
Bank address inputs: BA0–BA2 define to which device bank an ACTIVE, READ, WRITE, or
PRECHARGE command is being applied. BA0–BA2 define which mode register, including MR,
EMR, EMR(2), and EMR(3), is loaded during the LOAD MODE command.
A0–A13 Input
(SSTL18)
Address inputs: Provide the row address for ACTIVE commands, and the column address
and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the
memory array in the respective bank. A10 sampled during a PRECHARGE command
determines whether the PRECHARGE applies to one device bank (A10 LOW, device bank
selected by BA0–BA2) or all device banks (A10 HIGH). The address inputs also provide the op-
code during a LOAD MODE command.
P
AR_IN Input
(SSTL18)
Parity bit for the address and control bus.
SCL Input
Serial clock for presence-detect: SCL is used to synchronize the presence-detect data
transfer to and from the module.
SA0–SA2 Input
Presence-detect address inputs: These pins are used to configure the presence-detect
device.
RESET# Input
(LVCMOS)
Asynchronously forces all registered outputs LOW when RESET# is LOW. This signal can be
used during power up to ensure that CKE is LOW and DQs are High-Z.
DQS0–DQS17,
DQS0#–DQS17#
I/O
(SSTL18)
Data strobe: Output with read data, input with write data for source synchronous
operation. Edge-aligned with read data, center-aligned with write data. DQS# is only used
when differential data strobe mode is enabled via the LOAD MODE command.
DQ0–DQ63 I/O
(SSTL18)
Data input/output: Bidirectional data bus.
CB0–CB7 I/O
(SSTL18)
Check bits.
SDA I/O
Serial presence-detect data: SDA is a bidirectional pin used to transfer addresses and data
into and out of the presence-detect portion of the module.
E
RR_OUT Output
(open
drain)
Parity error found on the address and control bus.
V
DD Supply
Power supply: 1.8V ±0.1V.
V
DDQ Supply
DQ power supply: 1.8V ±0.1V.
V
REF Supply
SSTL_18 reference voltage.
V
SS Supply
Ground.
V
DDSPD Supply
Serial EEPROM positive power supply: +1.7V to +3.6V.
