COMMERCIAL TEMPERATURE RANGE
IDT72V3684/72V3694/72V36104 3.3V CMOS SyncBiFIFO
TM
WITH
BUS-MATCHING 16,384 x 36 x 2, 32,768 x 36 x 2 and 65, 536 x 36 x 2
34
CLKA
ENB
CLKB
RT1
4664 drw 33
t
RSTS
t
RSTH
t
REF
(2)
B0-Bn
RTM
ORB
t
REF
(2)
W1
Wx
t
A
13
4
2
1
342
t
RTMS
t
RTMH
LOW
NOTES:
1. CSB = LOW
2. Retransmit setup is complete after ORB returns HIGH, only then can a read operation begin.
3. W1 = first word written to the FIFO1 after Master Reset on FIFO1.
4. No more than D-2 may be written to the FIFO1 between Reset of FIFO1 (Master or Partial) and Retransmit setup. Therefore, IRA will be LOW throughout the Retransmit
setup procedure. D = 16,385, 32,769 and 65,537 for the IDT72V3684, IDT72V3694 and IDT72V36104 respectively.
Figure 31. Retransmit Timing for FIFO1 (FWFT Mode)
CLKB
ENA
CLKA
RT2
4677 drw34
tRSTS
tRSTH
tREF
(2)
A0-An
RTM
ORA
tREF
(2)
W1
Wx
tA
13
4
2
1
342
t
RTMS
tRTMH
LOW
NOTES:
1. CSA = LOW
2. Retransmit setup is complete after ORA returns HIGH, only then can a read operation begin.
3. W1 = first word written to the FIFO2 after Master Reset on FIFO2.
4. No more than D-2 may be written to the FIFO2 between Reset of FIFO2 (Master or Partial) and Retransmit setup. Therefore, IRB will be LOW throughout the Retransmit
setup procedure. D = 16,385, 32,769 and 65,537 for the IDT72V3684, IDT72V3694 and IDT72V36104 respectively.
Figure 32. Retransmit Timing for FIFO2 (FWFT Mode)