9397 750 14325 © Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet Rev. 03 — 9 December 2004 46 of 55
Philips Semiconductors
SAA7128H; SAA7129H
Digital video encoder
10.2 Teletext timing
Time t
FD
is the time needed to interpolate input data TTX and insert it into the CVBS and
VBS output signal, such that it appears at t
TTX
= 9.78 µs (PAL) or t
TTX
= 10.5 µs (NTSC)
after the leading edge of the horizontal synchronization pulse.
Time t
PD
is the pipeline delay time introduced by the source that is gated by TTXRQ in
order to deliver TTX data. This delay is programmable by register TTXHD. For every active
HIGH state at output pin TTXRQ, a new teletext bit must be provided by the source (new
protocol) or a window of TTXRQ going HIGH is provided and the number of teletext bits,
depending on the chosen teletext standard, is requested at input pin TTX (old protocol).
Since the beginning of the pulses representing the TTXRQ signal and the delay between
the rising edge of TTXRQ and valid teletext input data are fully programmable (TTXHS
and TTXHD), the TTX data is always inserted at the correct position after the leading edge
of outgoing horizontal synchronization pulse.
Time t
i(TTXW)
is the internally used insertion window for TTX data; it has a constant length
that allows insertion of 360 teletext bits at a text data rate of 6.9375 Mbit/s (PAL),
296 teletext bits at a text data rate of 5.7272 Mbit/s (WST) or 288 teletext bits at a text
data rate of 5.7272 Mbit/s (NABTS). The insertion window is not opened if the control bit
TTXEN is logic 0.
Using appropriate programming, all suitable lines of the odd field (TTXOVS and TTXOVE)
plus all suitable lines of the even field (TTXEVS and TTXEVE) can be used for teletext
insertion.
Fig 23. Teletext timing
t
i(TTXW)
t
TTX
t
PD
t
FD
CVBS/Y
TTX
TTXRQ (new)
TTXRQ (old)
text bit #: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
mhb504
xxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx x xxxxxxxxxxxxxx xxxxxxxxxx xxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx
xxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxxxx xxxxxxxxxxxxxxxxxxx
xxxxxxxxxxxxxxxx xxxxxxxxxxxxxx xxxxxx xx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxx xxxxx x x
9397 750 14325 © Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet Rev. 03 — 9 December 2004 47 of 55
Philips Semiconductors
SAA7128H; SAA7129H
Digital video encoder
11. Application information
(1) Typical value.
(2) For
100
100
color bar.
Fig 24. Application circuit
mhb583
2
(1)
23
75
V
SSA1
to V
SSA3
V
DDA1
to V
DDA3
V
DDA4
22, 32, 33
25, 28, 3136
U
B
0.70 V (p-p)
(2)
DAC6
BLUE
AGND
AGND
V
SSD1
to V
SSD3
5, 18, 38
DGND
0.1 µF
+3.3 V analog
0.1 µF
1 nF
10 pF 10 pF
27.0 MHz
3rd harmonic
X1
XTALOXTALI
29
2
(1)
23
75
U
G
0.70 V (p-p)
(2)
DAC5
GREEN
AGND
26
2
(1)
23
75
U
R
0.70 V (p-p)
(2)
DAC4
RED
AGND
23
2
(1)
10
75
U
C
0.89 V (p-p)
(2)
DAC3
C
AGND
24
2
(1)
10
75
U
VBS
1.00 V (p-p)
(2)
DAC2
VBS
AGND
27
2
(1)
4.7
75
U
CVBS
1.23 V (p-p)
(2)
DAC1
CVBS
AGND
AGND
DGND
use one capacitor
for each V
DDA
V
DDD1
to V
DDD3
35 34
6, 17, 39
0.1 µF
10 µH
+3.3 V digital
digital
inputs and
outputs
DGND
use one capacitor
for each V
DDD
AGND
30
SAA7128H
SAA7129H
9397 750 14325 © Koninklijke Philips Electronics N.V. 2004. All rights reserved.
Product data sheet Rev. 03 — 9 December 2004 48 of 55
Philips Semiconductors
SAA7128H; SAA7129H
Digital video encoder
11.1 Analog output voltages
The analog output voltages are dependent on the open-loop voltage of the operational
amplifiers for full-scale conversion (typical value 1.35 V), the internal series resistor
(typical value 2 ), the external series resistor and the external load impedance.
The digital output signals in front of the DACs under nominal conditions occupy different
conversion ranges, as indicated in Table 82 for a
100
100
color bar signal.
Values for the external series resistors result in a 75 load.
Table 82: Digital output signals conversion range Ordering information
Conversion range (peak-to-peak)
CVBS sync-tip to peak-carrier
(digits)
Y (VBS) sync-tip to white
(digits)
RGB (Y) black to white at
GDY = GDC = 6 (digits)
1016 881 712

SAA7129H/V1,557

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
IC DIGITAL VIDEO ENCODER 44-QFP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet