NCV7361A
http://onsemi.com
6
ELECTRICAL CHARACTERISTICS (7.0 V v V
SUP
v 18 V, −40°C v T
A
v 125°C unless otherwise noted)
Characteristic Symbol Condition Min Typ Max Unit
RESET AC CHARACTERISTICS
Reset Time t
Res
− 50 100 140 ms
Reset Rise Time (Note 9) t
rr
− 3.0 7.5 15 ms
BUS Debounce Time (Note 14) t
deb_BUS
− 1.5 2.8 4.0 ms
Wake−Up Time t
Wake_BUS
− 25 60 120 ms
GENERAL LIN BUS INTERFACE AC CHARACTERISTICS
Transmit Propagation Delay
TxD −> BUS (Notes 10 and 11)
t
dr_TxD
,
t
df_TxD
R
L
/C
L
at BUS
1.0 kW/1.0 nF
660 W/6.8 nF
500 W/10 nF
V
SUPMIN
= 8 V
− − 4.0 ms
Symmetry of Propagation Delay
BUS −> RxD (Note 10)
t
dsym_TxD
t
dr_TxD
− t
df_TxD
V
SUPMIN
= 8 V
−2.0 − 2.0 ms
Receiver Propagation Delay
BUS −> RxD (Notes 10 and 11)
t
dr_RxD
t
df_RxD
C
L(RxD)
= 50 pF
V
SUPMIN
= 8 V
− − 6.0 ms
Symmetry of Propagation Delay
TxD −> BUS (Note 10)
t
dsym_RxD
t
dr_RxD
− t
df_RxD
V
SUPMIN
= 8 V
−2.0 − 2.0 ms
Slew Rate BUS Rising Edge (Note 9) dV/dT
rise
20% v V
BUS
v 80%
C
L
= 1.0 nF, R
L
= 1.0 kW
V
SUPMIN
= 8 V
1.0 1.7 2.5 V/ms
Slew Rate BUS Falling Edge (Note 9) dV/dT
fall
20% v V
BUS
v 80%
C
L
= 1.0 nF, R
L
= 1.0 kW
V
SUPMIN
= 8 V
−2.5 −1.7 −1.0 V/ms
LIN BUS PARAMETER ACCORDING TO LIN SPEC. REV. 1.3
Slope Time, Transition from Recessive to
Dominant (Notes 11 and 12)
t
sdom
V
SUP
= 8.0 V
R
L
= 500 W/C
L
= 10 nF
− − 12 ms
Slope Time, Transition from Dominant to
Recessive (Notes 11 and 13)
t
srec
V
SUP
= 8.0 V
R
L
= 500 W/C
L
= 10 nF
− − 12 ms
Slope Time Symmetry t
ssym
V
SUP
= 8.0 V
R
L
= 500 W/C
L
= 10 nF
T
ssym
= t
sdom
− t
srec
−7.0 − 1.0 ms
Slope Time, Transition from Recessive to
Dominant (Notes 11 and 12)
t
sdom
V
SUP
= 18 V
R
L
= 500 W/C
L
= 10 nF
− − 18 ms
Slope Time, Transition from Dominant to
Recessive (Notes 11 and 13)
t
srec
V
SUP
= 18 V
R
L
= 500 W/C
L
= 10 nF
− − 18 ms
Slope Time Symmetry t
ssym
V
SUP
= 18 V
R
L
= 500 W/C
L
= 10 nF
T
ssym
= t
sdom
− t
srec
−5.0 − 5.0 ms
9. Not production tested, guaranteed by design and qualification.
10. See Figures 2 and 3, Timing Diagrams.
11. See Figures 5, 6, 7, 8, and 9 for test setup.
12.t
sdom
= (t
VBUS40%
− t
VBUS95%
) / 0.55.
13.t
sdom
= (t
VBUS60%
− t
VBUS5%
) / 0.55.
14. See Figure 18.