4-OUTPUT CK420BQ DERIVATIVE 10 NOVEMBER 4, 2016
9SQL4954 DATASHEET
Electrical Characteristics– REF
TA = T
AMB;
Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS NOTES
Lon
g
Accuracy ppm see Tperiod min-max values ppm 1,2
Clock period T
p
eriod
25 MHz output 40 ns 2
Output High Voltage V
IH
I
OH
= -2mA
0.8x
V
DDRE
F
V
Output Low Voltage V
IL
I
OL
= 2mA
0.2x
V
DDRE
F
V
Rise/Fall Slew Rate t
rf1
Byte 3 = 1F, V
OH
= VDD-0.45V, V
OL
= 0.45V 0.6 0.8 1.5 V/ns 1
Rise/Fall Slew Rate t
rf1
Byte 3 = 5F, V
OH
= VDD-0.45V, V
OL
= 0.45V 1.0 1.5 2.5 V/ns 1,3
Rise/Fall Slew Rate t
rf1
Byte 3 = 9F, V
OH
= VDD-0.45V, V
OL
= 0.45V 1.5 2.2 2.9 V/ns 1
Rise/Fall Slew Rate t
rf1
Byte 3 = DF, V
OH
= VDD-0.45V, V
OL
= 0.45V 1.9 2.9 3.9 V/ns 1
Duty Cycle d
t1X
V
T
= VDD/2 V 45 49.8 55 % 1,4
Duty Cycle Distortion d
tcd
V
T
= VDD/2 V -1 0 0 % 1,5
Jitter, cycle to cycle t
j
c
y
c-c
y
c
V
T
= VDD/2 V 81 250 ps 1,4
Noise floor t
j
dBc1k
1kHz offset -137 dBc 1,4
Noise floor t
j
dBc10k
10kHz offset to Nyquist -145 dBc 1,4
Jitter, phase t
jp
hRE
F
12kHz to 5MHz, SSC Off 0.14 0.2 ps (rms) 1,4
Jitter, phase t
jphREF
12kHz to 5MHz, SSC On 0.64 1 ps (rms) 1,4
1
Guaranteed by design and characterization, not 100% tested in production.
3
Default SMBus Value
4
When driven by a crystal.
5
When driven by an external oscillator via the X1 pin, X2 should be floating.
2
All Lon
g
Term Accuracy and Clock Period specifications are
g
uaranteed assumin
g
that REF is trimmed to 25.00 MHz
0
NOVEMBER 4, 2016 11 4-OUTPUT CK420BQ DERIVATIVE
9SQL4954 DATASHEET
General SMBus Serial Interface Information
How to Write
Controller (host) sends a start bit
Controller (host) sends the write address
IDT clock will acknowledge
Controller (host) sends the beginning byte location = N
IDT clock will acknowledge
Controller (host) sends the byte count = X
IDT clock will acknowledge
Controller (host) starts sending Byte N through Byte
N+X-1
IDT clock will acknowledge each byte one at a time
Controller (host) sends a Stop bit
Note: SMBus Read/Write Address is Latched on SADR
pin.
How to Read
Controller (host) will send a start bit
Controller (host) sends the write address
IDT clock will acknowledge
Controller (host) sends the beginning byte location = N
IDT clock will acknowledge
Controller (host) will send a separate start bit
Controller (host) sends the read address
IDT clock will acknowledge
IDT clock will send the data byte count = X
IDT clock sends Byte N+X-1
IDT clock sends Byte 0 through Byte X (if X
(H)
was
written to Byte 8)
Controller (host) will need to acknowledge each byte
Controller (host) will send a not acknowledge bit
Controller (host) will send a stop bit
Index Block Write Operation
Controller (Host) IDT (Slave/Receiver)
TstarT bit
Slave Address
WR WRite
ACK
Beginning Byte = N
ACK
Data Byte Count = X
ACK
Beginning Byte N
X Byte
ACK
O
O O
O O
O
Byte N + X - 1
ACK
PstoP bit
Index Block Read Operation
Controller (Host) IDT (Slave/Receiver)
TstarT bit
Slave Address
WR WRite
ACK
Beginning Byte = N
ACK
RT Repeat starT
Slave Address
RD ReaD
ACK
Data Byte Count=X
ACK
X Byte
Beginning Byte N
ACK
O
O O
O O
O
Byte N + X - 1
N Not acknowledge
PstoP bit
4-OUTPUT CK420BQ DERIVATIVE 12 NOVEMBER 4, 2016
9SQL4954 DATASHEET
SMBus Table: Output Enable Register
Byte 0 Name Control Function Type 0 1 Default
Bit 7
X
Bit 6
X
Bit 5
X
Bit 4
X
Bit 3
BCLK OE3 Output Enable RW Pin Control 1
Bit 2
BCLK OE2 Output Enable RW Pin Control 1
Bit 1
BCLK OE1 Output Enable RW Pin Control 1
Bit 0
BCLK OE0 Output Enable RW Pin Control 1
SMBus Table: SS Readback and Vhigh Control Register
Byte 1 Name Control Function Type 0 1 Default
Bit 7
SSENRB1 SS Enable Readback Bit1
R
Latch
Bit 6
SSENRB1 SS Enable Readback Bit0
R
Latch
Bit 5
SSEN_SWCNTRL Enable SW control of SS RW SS control locked
Values in B1[4:3]
control SS amount.
0
Bit 4
SSENSW1 SS Enable Software Ctl Bit1
RW
1
0
Bit 3
SSENSW0* SS Enable Software Ctl Bit0
RW
1
0
Bit 2
X
Bit 1
AMPLITUDE 1 RW 00 = 0.6V 01= 0.68V 1
Bit 0
AMPLITUDE 0 RW 10 = 0.75V 11 = 0.85V 0
SMBus Table: BCLK Slew Rate Control Register
Byte 2 Name Control Function Type 0 1 Default
Bit 7
X
Bit 6
X
Bit 5
X
Bit 4
X
Bit 3
SLEWRATESEL BCLK3 Adjust Slew Rate of BCLK3 RW Slow Setting Fast Setting 1
Bit 2
SLEWRATESEL BCLK2 Adjust Slew Rate of BCLK2 RW Slow Setting Fast Setting 1
Bit 1
SLEWRATESEL BCLK1 Adjust Slew Rate of BCLK1 RW Slow Setting Fast Setting 1
Bit 0
SLEWRATESEL BCLK0 Adjust Slew Rate of BCLK0 RW Slow Setting Fast Setting 1
Note: See "Low-Power HCSL Outputs" table for slew rates.
SMBus Table: REF Control Register
Byte 3 Name Control Function Type 0 1 Default
Bit 7
RW 00 = Slowest 01 =Slow 0
Bit 6
RW 10 = Fast 11 = Fastest 1
Bit 5
REF Power Down Function Wake-on-Lan Enable for REF RW
REF disabled in
Power Down
REF runs in Power
Down
0
Bit 4
REF OE REF Output Enable RW
Disabled
1
Enabled 1
Bit 3
X
Bit 2
X
Bit 1
X
Bit 0
X
1. The disabled state depends on Byte11[1:0]. '00' = Low, '01'=HiZ, '10'=Low, '11'=HIgh
Byte 4 is Reserved
1. A low on these bits will overide the OE# pin and force the BCLKferential output to the state indicated by B11[1:0] (Low/Low default).
Reserved
Reserved
Reserved
Reserved
Reserved
00' = SS Off, '01' = -0.25% SS,
'10' = Reserved, '11'= -0.5% SS
00' for SS_EN_tri = 0, '01' for SS_EN_tri
= 'M', '11 for SS_EN_tri = '1'
Reserved
Controls Output Amplitude
Reserved
Reserved
Reserved
REF Slew Rate Control
Reserved
Reserved
Reserved
See B11[1:0]
Reserved
1. Spread must be selected OFF or ON with the hardware latch pin. These bits should not be used to turn spread ON or OFF after
power up. These bits can be used to change the spread amount, and B1[5] must be set to a 1 for these bits to have any effect on the
part. If These bits are used to turn spread OFF or ON, the system will need to be reset.

9SQL4954BNLGI

Mfr. #:
Manufacturer:
IDT
Description:
Clock Buffer 4 O/P CK420BQ Lite OEM
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet