OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

NCV7718BDQR2G

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27
NCV7718B
http://onsemi.com
22
Figure 23. LS Under−load Timing Diagram
SI
Status
Output
State
SO
Output
Current
t
LSx ON
ULDSC=0
LSx
ON
No
Fault
LSx ON
SRR=1
No
Fault
No
Fault
ULD
OUTx
ON
No Fault
ULD
ULD
LSx ON
ULDSC=1
ULD
LSx ON
SRR=1
LSx
ON
ULD
OUTx GND
IuldLS
TdUld TdUld
OUTx
Z
OUTx GND
No Fault
No
Fault
TdUld
Thermal Warning and Thermal Shutdown
The NCV7718B provides individual thermal sensors for
each half−bridge. Moreover, the sensor reports over
temperature warning level and an over temperature
shutdown level. The TW status bit (output bit 0) will be set
if the temperature exceeds the over temperature warning
level, but the drivers will remain active. Once the IC
temperature fall below the thermal warning threshold the
TW flag is automatically clearly. If any of the individual
thermal sensors detects a thermal shutdown level then the
drivers on the offending half bridge are latched off. The TSD
(PRE_15) bit is set to capture a thermal shutdown event. A
valid SPI command with SRR and temperature below the
Tsd threshold are required to clear the latched fault. Since
thermal warning precedes an over temperature shutdown,
software polling of this bit will allow load control and
possible prevention of over temperature shutdown
conditions.
Figure 24. Thermal Warning and Shutdown Timing Diagram
OUTx
ON
t
SI
Status
Output
State
SO
OUTx
ON
No
Fault
TSD
TWR
T
J
TW
No
Fault
TW
OUTx ON
No
Fault
No
Fault
OUTx
ON
TW
OUTx
ON
TW
OUTx Z
TwHy
TsdHy
OUTx ON
SRR=1
TSD
TW
TSD
TW
TW
OUTx ON
SRR=1
TW
OUTx
ON
TW
NCV7718B
http://onsemi.com
23
Thermal Performance
COPPER HEAT SPREADER AREA (mm
2
)
8006005004003002001000
0.5
1.5
2.5
3.0
MAX POWER (W)
700 900
1.0
2.0
1.0 oz
2.0 oz
Figure 25. q
JA
vs. Cu Area
COPPER HEAT SPREADER AREA (sq mm)
8007005004003002001000
40
60
100
120
160
180
200
q
JA
(°C/W)
600 900
140
1 oz
2 oz
Figure 26. Power vs. Cu Area
80
Spreader based on
JESD51−3
Spreader based on
JESD51−3
Figure 27. R(t) vs. Duty Cycle
0.000001 0.0001 0.01 1 100
0
10
40
60
80
PULSE TIME (sec)
R(t) (°C/W)
200 mm
2
1000100.10.0010.00001
Spreader based on
JESD51−3
20
30
50
70
600 mm
2
NCV7718B
http://onsemi.com
24
Fault Handling
At an event of a driver latched off fault, the offending
half−bridge driver is disabled and the half−bridge
configuration is defaulted to zero (HBENx =0, HBCNFx =
0). The user is required to clear the output register fault and
to resend the proper SPI frame to turn on the drivers. A driver
that is locked out during a fault conditions auto recovers to
the previous programmed state when the fault is resolved. A
latched fault flag on the serial output doesn’t always
translate an output latched off fault.
The summary of all fault conditions, the driver status and
the clear requirements are provided in Table 5.
Table 5. FAULT SUMMARY
Fault
Fault Memory
Serial Output Bit
Driver
Condition During Fault
Driver
Condition after Parameters
Within Specified Limits
Output Register Clear
Requirement
Under Load
(ULDSC = 0)
Latched Outputs Unchanged.
Allowed to turn/ remain on
Allowed to turn/remain on Valid SPI frame with
SRR set to 1
Under Load
(ULDSC = 1)
Latched (Note 8) Offending Half−Bridge is
Latched Off (LS and HS)
Offending Half−Bridge is
Latched Off
(LS and HS)
Valid SPI frame with
SRR set to 1
Over Current Latched (Note 8) Offending Output is
Latched Off
(LS and HS)
Offending Output is Latched
Off
(LS and HS)
Valid SPI frame with
SRR set to 1
Thermal Warning Non−Latched Outputs Unchanged.
Allowed to turn/ remain on
provided that device is not
in thermal shutdown
Allowed to turn/remain on Temp below (thermal
warning temp –
hysteresis)
Thermal Shutdown Latched (Note 8) Offending Half−Bridge
Drivers are Latched Off
(LS and HS)
Offending Half−Bridge is
Latched Off (LS and HS)
Valid SPI frame with
SRR set to 1.
Temperature blow
(thermal shutdown −
hysteresis)
VS Power Supply
Fail (Over−Voltage:
OVLO = 0)
Non−Latched Outputs Unchanged.
Allowed to
turn/ remain on
Allowed to turn/remain on VS below (Over Voltage
Threshold – hysteresis)
VS Power Supply
Fail (Over−Voltage:
OVLO = 1)
Non−Latched All Drivers are Locked
Out.
Outx ³ High Z
Previous Half−Bridge status
and driver configuration is
maintained. Allowed to
turn/remain on
Auto Recovers if the VS
voltage is below
overvoltage threshold
VS Power Supply
Fail (Under
Voltage)
Non−Latched All Drivers are Locked
Out.
Outx ³ High Z
Previous Half−Bridge status
and driver configuration is
maintained. Allowed to
turn/remain on
Auto Recovers if the VS
voltage is above the
Under Voltage
threshold
8. Latched conditions are cleared via the SPI SRR input bit = 1, by cycling the EN pin or with a power−on reset of V
CC
.
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27

NCV7718BDQR2G

Mfr. #:
Buy NCV7718BDQR2G
Manufacturer:
ON Semiconductor
Description:
Motor / Motion / Ignition Controllers & Drivers HALF BRIDGE DRIVER
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet