Overview
The ICS1562B is ideally suited to provide the graphics system
clock signals required by high-performance video DACs.
Fully programmable feedback and reference divider capability
allow virtually any frequency to be generated, not just simple
multiples of the reference frequency. The ICS1562B uses the
latest generation of frequency synthesis techniques developed
by ICS and is completely suitable for the most demanding
video applications.
PLL Synthesizer Description -
Ratiometric Mode
The ICS1562B generates its output frequencies using phase-
locked loop techniques. The phase-locked loop (or PLL) is a
closed-loop feedback system that drives the output frequency
to be ratiometrically related to the reference frequency pro-
vided to the PLL (see Figure 1). The reference frequency is
generated by an on-chip crystal oscillator or the reference
frequency may be applied to the ICS1562B from an external
frequency source.
The phase-frequency detector shown in the block diagram
drives the voltage-controlled oscillator, or VCO, to a frequency
that will cause the two inputs to the phase-frequency detector
to be matched in frequency and phase. This occurs when:
F(XTAL1)
.
Feedback Divider
F(
VCO)
: =
Reference Divider
This expression is exact; that is, the accuracy of the output
frequency depends solely on the reference frequency provided
to the part (assuming correctly programmed dividers).
The VCO gain is programmable, which permits the ICS1562B
to be optimized for best performance at all operating frequencies.
The reference divider may be programmed for any modulus
from 1 to 128 in steps of one.
The feedback divider may be programmed for any modulus
from 37 through 448 in steps of one. Any even modulus from
448 through 896 can also be achieved by setting the “double”
bit which doubles the feedback divider modulus. The feedback
divider makes use of a dual-modulus prescaler technique that
allows the programmable counters to operate at low speed
without sacrificing resolution. This is an improvement over
conventional fixed prescaler architectures that typically im-
pose a factor-of-four penalty (or larger) in this respect.
Table 1 permits the derivator of “A” & “M” converter program-
ming directly from desired modulus.
PLL Post-Scaler
A programmable post-scaler may be inserted between the VCO
and the CLK+ and CLK- outputs of the ICS1562B. This is
useful in generating lower frequencies, as the VCO has been
optimized for high-frequency operation.
The post-scaler allows the selection of:
• VCO frequency
• VCO frequency divided by 2
• VCO frequency divided by 4
• Internal register bit (AUXCLK) value
Load Clock Divider
The ICS1562B has an additional programmable divider (re-
ferred to in Figure 1 as the N1 divider) that is used to generate
the LOAD clock frequency for the video DAC. The modulus
of this divider may be set to 3, 4, 5, 6, 8, 10, 12, 16 or 20 under
register control. The design of this divider permits the output
duty factor to be 50/50, even when an odd modulus is selected.
The input frequency to this divider is the output of the PLL
post-scaler described above. Additionally, this divider can be
disabled under register control.
Digital Inputs - ICS1562B-001 Option
The AD0-AD3 pins and the STROBE pin are used to load all
control registers of the ICS1562B (-001 option). The AD0-
AD3 and STROBE pins are each equipped with a pull-up and
will be at a logic HIGH level when not connected. They may
be driven with standard TTL or CMOS logic families.
The address of the register to be loaded is latched from the
AD0-AD3 pins by a negative edge on the STROBE pin. The
data for that register is latched from the AD0-AD3 pins by a
positive edge on the STROBE pin. See Figure 2 for a timing
diagram. After power-up, the ICS1562B-001 requires 32 reg-
ister writes for new programming to become effective. Since
only 13 registers are used at present, the programming system
can perform 19 “dummy” writes to address 13 or 14 to com-
plete the sequence.
ICS1562B
2
