APPLICATIONS
Line Interface
Figures A1-A3 show typical T1 and E1 line inter-
face application circuits. Table A1 shows the
external components which are specific to each
application. Figure A1 illustrates a T1 interface in
the Host Mode. Figure A2 illustrates a 120 Ω E1
interface in the Hardware Mode. Figure A3 illus-
trates a 75 Ω E1 interface in the Extended
Hardware Mode
The receiver transformer has a grounded center
tap on the IC side. Resistors between the RTIP
and RRING pins to ground provide the termina-
tion for the receive line.
The transmitter transformer matches the 75 Ω
transmitter output impedance to the line imped-
ance. Figures A1-A3 show a 0.47 μF capacitor in
series with the transmit transformer primary. This
capacitor is needed to prevent any output stage
imbalance from resulting in a DC current through
the transformer primary. This current might satu-
rate the transformer producing an output offset
level shift.
#ONTROL
-ONITOR
&RAME
&ORMAT
%NCODER
$ECODER
CS61574A
OR
CS61575
IN
HOST
MODE
2%#%)6%
,).%
42!.3-)4
,).%




84,
26

μ
&
2'.$

μ
&
6
 

μ
&
4'.$
26 46
#,+%
!#,+)
,/3
$0-
-/$%
20/3
2.%'
2#,+
40/3
4.%'
4#,+
84!,).
84!,/54
2'.$ 4'.$
 
3#,+
#3
).4
3$)
3$/
24)0
22).'
-4)0
-2).'
42).'
44)0






2
2

μ
&

0%
#4
0%
μ
0
3ERIAL
0ORT





6
K
Ω
Figure A1. T1 Host Mode Configuration
Frequency
MHz
Cable
Ω
R1 and R2
Ω
Tra n smit
Transformer
Crystal
XTL
1.544 (T1) 100 200 1:1.15 CXT6176
2.048 (E1) 120 240 1:1.26 CXT8192
75 150 1:1
Table A1. External Component Values
CS61574A CS61575
28 DS154F3
-XO¶
&21),'(17,$/
#ONTROL
-ONITOR
&RAME
&ORMAT
%NCODER
$ECODER
CS61574A
OR
CS61575
IN
HARDWARE
MODE
,INE
,ENGTH
3ETTING
2%#%)6%
,).%
42!.3-)4
,).%




84,

μ
&
2'.$

μ
&
6
 

μ
&
4'.$
26 46
4!/3
!#,+)
2,//0
,,//0
-/$%
20/3
2.%'
2#,+
40/3
4.%'
4#,+
84!,).
84!,/54
2'.$ 4'.$
 
,%.
,%.
,%.
24)0
22).'
-4)0
-2).'
42).'
44)0









2
2

μ
&

0%
#4
0%


,/3
$0-
Figure A2. 120 Ω, E1 Hardware Mode Configuration
#ONTROL
-ONITOR
&RAME
&ORMAT
%NCODER
$ECODER
CS61574A
OR
CS61575
IN
EXTENDED
HARDWARE
MODE
,INE
,ENGTH
3ETTING
2%#%)6%
,).%
42!.3-)4
,).%




84,

μ
&
2'.$

μ
&
6
 

μ
&
4'.$
26 46
2#/$%
0#3
"06
4!/3
-/$%
2$!4!
2#,+
4$!4!
4#,+
84!,).
84!,/54
2'.$ 4'.$
 
,%.
,%.
,%.
24)0
22).'
42).'
44)0







2
2

μ
&

0%
#4
0%

!#,+)
2,//0


,,//0
,/3

!)3
4#/$%
Figure A3. 75 Ω, E1 Extended Hardware Mode Configuration
CS61574A CS61575
DS154F3 29
-XO¶
&21),'(17,$/
Transformers
Recommended transmitter and receiver trans-
former specifications are shown in Table A2. The
transformers in Table A3 have been tested and
recommended for use with the CS61574A and
CS61575. Refer to the "Telecom Transformer Se-
lection Guide" for detailed schematics which
show how to connect the line interface IC with a
particular transformer.
In applications where it is advantageous to use a
single transmitter transformer for 75Ω and 120Ω
E1 applications, a 1:1.26 transformer may be
used. Although transmitter return loss will be re-
duced for 75Ω applications, the pulse amplitude
will be correct across a 75Ω load.
Selecting an Oscillator Crystal
Specific crystal parameters are required for
proper operation of the jitter attenuator. It is rec-
ommended that the Crystal Semiconductor
CXT6176 crystal be used for T1 applications and
the CXT8192 crystal be used for E1 applications.
Designing for AT&T 62411
For additional information on the requirements of
AT&T 62411 and the design of an appropriate
system synchronizer, please refer to the Crystal
Semiconductor Application Notes: "AT&T 62411
Design Considerations – Jitter and Synchroniza-
tion" and "Jitter Testing Procedures for
Compliance with AT&T 62411".
Transmit Side Jitter Attenuation
In some applications it is desirable to attenuate
jitter from the signal to be transmitted. A
CS61575 in local loopback mode can be used as a
jitter attenuator. The inputs to the jitter attenuator
are TPOS, TNEG, TCLK. The outputs from the
jitter attenuator are RPOS, RNEG and RCLK.
Line Protection
Secondary protection components can be added
to provide lightning surge and AC power-cross
immunity. Refer to the application note "Secon-
dary Line Protection for T1 and E1 Line Cards"
for detailed information on the different electrical
safety standards and specific application circuit
recommendations.
Parameter Receiver Transmitter
Turns Ratio
1:2 CT ± 5% 1:1 ± 1.5 % for 75 Ω E1
1:1.15 ± 5 % for 100 Ω T1
1:1.26 ± 1.5 % for 120 Ω E1
Primary Inductance
600 μH min. @ 772 kHz
1.5 mH min. @ 772 kHz
Primary Leakage Inductance
1.3 μH max. @ 772 kHz 0.3 μH max. @ 772 kHz
Secondary Leakage Inductance
0.4 μH max. @ 772 kHz 0.4 μH max. @ 772 kHz
Interwinding Capacitance 23 pF max. 18 pF max.
ET-constant
16 V-μs min. for T1
12 V-μs min. for E1
16 V-μs min. for T1
12 V-μs min. for E1
Table A2. Transformer Specifications
CS61574A CS61575
30 DS154F3
-XO¶
&21),'(17,$/

CS61574A-IL1Z

Mfr. #:
Manufacturer:
Cirrus Logic
Description:
Telecom Interface ICs IC T1/E1 Ln Intrfc UnitF/Stratum-4 apps
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet