Interfacing The CS61575 and CS61574A With
the CS62180B T1 Transceiver
To interface with the CS62180B, connect the de-
vices as shown in Figure A4. In this case, the line
interface and CS62180B are in Host Mode con-
trolled by a microprocessor serial interface. If the
line interface is used in Hardware Mode, then the
line interface RCLK output must be inverted be-
fore being input to the CS62180B. If the
CS61575 or CS61574A is used in Extended
Hardware Mode, the RCLK output does not have
to be inverted before being input to the
CS62180B.
Application Turns
Ratio(s)
Manufacturer Part Number Package Type
RX:
T1 & E1
1:2CT Pulse Engineering PE-65351 1.5 kV through-hole, single
Schott 67129300
Bel Fuse 0553-0013-HC
TX:
T1
1:1.15 Pulse Engineering PE-65388 1.5 kV through-hole, single
Schott 67129310
Bel Fuse 0553-0013-RC
TX:
E1 (75 & 120 Ω)
1:1.26
1:1
Pulse Engineering PE-65389 1.5 kV through-hole, single
Schott 67129320
Bel Fuse 0553-0013-SC
RX &TX:
T1
1:2CT
1:1.15
Pulse Engineering PE-65565 1.5 kV through-hole, dual
Bel Fuse 0553-0013-7J
RX &TX:
E1 (75 & 120 Ω)
1:2CT
1:1.26
1:1
Pulse Engineering PE-65566 1.5 kV through-hole, dual
Bel Fuse 0553-0013-8J
RX &TX:
T1
1:2CT
1:1.15
Pulse Engineering PE-65765 1.5 kVsurface-mount, dual
Bel Fuse S553-0013-06
RX &TX:
E1 (75 & 120 Ω)
1:2CT
1:1.26
1:1
Pulse Engineering PE-65766 1.5 kV surface-mount, dual
Bel Fuse S553-0013-07
RX :
T1 & E1
1:2CT Pulse Engineering PE-65835 3 kV through-hole, single
EN60950, EN41003 approved
TX:
E1 (75 & 120 Ω)
1:1.26
1:1
Pulse Engineering PE-65839 3 kV through-hole, single
EN60950, EN41003 approved
Table A3. Recommended Transformers
!#,+
4#,+
2#,+
20/3
2.%'
40/3
4.%'
#3"
#,+%
3#,+
).4
3$/
3$)
4#,+
40/3
4.%'
2.%'
20/3
2#,+
3#,+
3$/
3$)
4/(/34#/.42/,,%2
6
K
-(Z
#,/#+
3)'.!,
#3!/2
#3
#3
#3
6K
-/$%
Figure A4. Interfacing the CS61574A or CS61575
with a CS62180B (Host Mode)
CS61574A CS61575
DS154F3 31
-XO¶
&21),'(17,$/
&6$&6
'6)
$33(1',;$5(&200(1'('&5<67$/63(&,),&$7,216
Cirrus Logic telecommunication devices that offer jitter attenuation require crystals with specifications for
frequency pullability. The crystal oscillation frequency is dictated by capacitive loading, which is con-
trolled by the chip. Therefore, the crystals must meet the following specifications.
 0+]&U\VWDO3HUIRUPDQFH6SHFLILFDWLRQV
 0+]&U\VWDO3HUIRUPDQFH6SHFLILFDWLRQV
Notes: 1. With C
load
varying from 11.6 to 37.0 pF at a given temperature.
2. Measured at -40 to 85°C.
3. Measured with Saunders 150D meter at 25 °C.
3DUDPHWHU 0LQ 7\S 0D[ 8QLWV
Total Frequency Range (Note 1) - 370 390 ppm
Operating Frequency C
load
= 11.6 pF (Note 2)
C
load
= 19.0 pF (Note 3)
C
load
= 37.0 pF (Note 2)
6.176803
6.175846
-
-
6.176000
-
-
6.176154
6.175197
MHz
MHz
MHz
3DUDPHWHU 0LQ 7\S 0D[ 8QLWV
Total Frequency Range (Note 1) - 210 245 ppm
Operating Frequency C
load
= 11.6 pF (Note 2)
C
load
= 19.0 pF (Note 3)
C
load
= 37.0 pF (Note 2)
8.192410
8.191795
-
-
8.192000
-
-
8.192205
8.191590
MHz
MHz
MHz
&6$&6
'6)
5(9,6,21+,6725<
5HYLVLRQ 'DWH &KDQJHV
F3 Jul ’09 Removed development system info. (No longer supported). Removed PDIP option.
Changed PLCC package option to lead-free.

CS61574A-IL1Z

Mfr. #:
Manufacturer:
Cirrus Logic
Description:
Telecom Interface ICs IC T1/E1 Ln Intrfc UnitF/Stratum-4 apps
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet