ADuCM362/ADuCM363 Data Sheet
Rev. 0| Page 24 of 24
OUTLINE DIMENSIONS
112408-B
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
COMPLIANT TO JEDEC STANDARDS MO-220-WKKD.
1
0.50
BSC
BOTTOM VIEW
TOP VIEW
PIN 1
INDI
ATOR
7.00
BSC SQ
48
13
24
25
36
37
12
EXPOSED
PAD
P
I
N
1
I
N
D
I
C
A
T
O
R
5.20
5.10 SQ
5.00
0.45
0.40
0.35
EATING
PLANE
0.80
0.75
0.70
0.05 MAX
0.02 NOM
0.25 MIN
0.20 REF
COPLANARITY
0.08
0.30
0.23
0.18
Figure 16. 48-Lead Lead Frame Chip Scale Package [LFCSP]
7 mm × 7 mm Body and 0.75 mm Package Height
(CP-48-4)
Dimensions shown in millimeters
ORDERING GUIDE
Model
1
ADCs Flash/SRAM Temperature Range Package Description
Package
Option
Ordering
Quantity
ADuCM362BCPZ256 Dual 24-Bit 256 kB/24 kB −40°C to +125°C 48-Lead LFCSP CP-48-4
ADuCM362BCPZ256RL7 Dual 24-Bit 256 kB/24 kB −40°C to +125°C 48-Lead LFCSP CP-48-4 750
ADuCM362BCPZ128 Dual 24-Bit 128 kB/16 kB −40°C to +125°C 48-Lead LFCSP CP-48-4
ADuCM362BCPZ128RL7 Dual 24-Bit 128 kB/16 kB −40°C to +125°C 48-Lead LFCSP CP-48-4 750
ADuCM363BCPZ256 Single 24-Bit 256 kB/24 kB −40°C to +125°C 48-Lead LFCSP CP-48-4
ADuCM363BCPZ256RL7 Single 24-Bit 256 kB/24 kB −40°C to +125°C 48-Lead LFCSP CP-48-4 750
ADuCM363BCPZ128 Single 24-Bit 128 kB/16 kB −40°C to +125°C 48-Lead LFCSP CP-48-4
ADuCM363BCPZ128RL7 Single 24-Bit 128 kB/16 kB −40°C to +125°C 48-Lead LFCSP CP-48-4 750
EVAL-ADuCM362QSPZ
ADuCM362 QuickStart Plus
Development System
EVAL-ADuCM363QSPZ
ADuCM363 QuickStart Plus
Development System
1
Z = RoHS Compliant Part.
I
2
C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).
©2016 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D14919-0-10/16(0)