DocID030710 Rev 1 7/31
STA8089G Pin description
30
2 Pin description
2.1 Block diagram
Figure 1. STA8089G system block diagram
*$3*&)7
$+%
,&
078*3,2:'
%.B'RPDLQ
26&,
,62
&(//
$3%
%ULGJH
35&&
57&
%.5$0 .%
*%% &RUUHODWRU (QJLQH
*&, )
**, )
)DVW$FT
&KDQQHO
 7UN
&KDQQHOV
0X[
$FT
5$0V
$3%
%ULGJH
&/2&.B*(1
7HVW
FRQWUROOHU
-7$*
,2V
9,&
$50 
,&DFKH
.%
'&DFKH
.%
+,*+ 63((' ,7&0
.%
+,*+ 63((' '7&0
.%
,' 6:,7&+$%/(
[.%
*5) ,3
63, ,)
5)
6HFWLRQ
/1$
6HFWLRQ
$'&
**
$'&
*&
26&,
3//
5LQJ
26&,
308
/'2/'2%./'2
%DQGJDS %LDV 2VFLOODWRU /9'V
$'&
8$57
5[7[
663
8$57
5[7[
$3%
%ULGJH
&$1
$3%
%ULGJH
&$1
86%
,)
64,
,)
5
20
%227
Pin description STA8089G
8/31 DocID030710 Rev 1
2.2 VFQFPN56 pin configuration
Figure 2. VFQFPN56 connection diagram
2.3 Power supply pins




















             
$"/@59
5.4
5345O
/$
51@*'@1
51@*'@/
/$
7$$@3'
-/"@*/
(/%@-/"
/$
70-
7*/-
/$
/$
35$@950
35$@95*
8",&61
345O
45%#:O
45%#:@065
7%%%
70#
95"-@065
95"-@*/
7$$@1--
/$
7$$@$)"*/
("1($'5
42*@4*04*
42*@$-,
42*@$&/
42*@4*0
42*@4*0
6"35@59
6"35@39
(1*0
(1*0
"%$@*/
"%$@*/
7*/-
70-
7*/#
5$,
42*@4*040
7%%*0@3
/$
/$
7%%%
64#@%1
64#@%.
5%0
$"/@59
7%%*0@3
5%*
$"/@39
$"/@39
Table 1. Power supply pins
Symbol I/O voltage I/O Description STA8089G
VCC_CHAIN 1.2 V PWR Analog supply voltage for RF chain (1.2 V) 16
VCC_PLL 1.2 V PWR Analog supply voltage for PLL RF (1.2 V) 18
VCC_RF 1.2 V PWR Analog supply voltage for RF (1.2 V) 8
VDDD 1.1 V PWR Digital supply voltage 22, 47
VDDIO_R1 1.8 V or 3.3 V PWR Digital supply voltage for I/O ring 1 (1.8 V or 3.3V) 44
VDDIO_R2 3.3 V PWR Digital supply voltage for I/O ring 2 (3.3 V) 52
DocID030710 Rev 1 9/31
STA8089G Pin description
30
2.4 Main function pins
2.5 Test/emulated dedicated pins
VINB 1.6 V - 4.3 V PWR Backup LDO input supply voltage (1.6 V to 4.3 V) 29
VINL1 1.8 V PWR LDO1 and ADC input supply voltage 31
VINL2 1.6 V - 4.3 V PWR LDO2 input supply voltage (1.6 V to 4.3 V) 13
VOB 1.0 V PWR LDO backup output voltage (1.0 V) 21
VOL1 1.1 V PWR LDO1 output voltage (1.1 V) 30
VOL2 1.2 V PWR LDO2 output voltage (1.2 V) 12
GND GND GND Ground EP
GND_LNA GND GND Ground 10
Table 1. Power supply pins (continued)
Symbol I/O voltage I/O Description STA8089G
Table 2. Main function pins
Symbol I/O voltage I/O Description STA8089G
ADC_IN1
1.4 V – 0 V typ
range
I ADC Analog input [1] 32
ADC_IN2
1.4 V – 0 V typ
range
I ADC Analog input [2] 33
RSTn 1.0 V I
Reset Input with Schmitt-Trigger characteristics and noise
filter.
25
RTC_XTI 1.0 V (max) I
Input of the 32 KHz oscillator amplifier circuit and input of the
internal real time clock circuit.
27
RTC_XTO 1.0 V (max) O Output of the oscillator amplifier circuit. 28
STDBY_OUT 1.0 V O When low, indicates the chip is in Standby mode 23
STDBYn 1.0 V I
When low, the chip is forced in Standby Mode - All pins in
high impedance except the ones powered by Backup supply
24
WAKEUP 1.0 V I WAKEUP from STANDBY mode 26
Table 3. Test/emulated dedicated pins
Symbol I/O voltage I/O Description STA8089G
TCK VDDIO_R2 I JTAG Test Clock 56
TDI VDDIO_R2 I JTAG Test Data In 53
TDO VDDIO_R2 O JTAG Test Data Out 50
TMS VDDIO_R2 I JTAG Test Mode Select 2
TRSTn VDDIO_R2 I JTAG Test Circuit Reset 3

STA8089GTR

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
RF Receiver GPS/Galileo/Glonass/Beidou/QZSS receiver
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet