XRT81L27
áç
áçáç
áç
SEVEN CHANNEL E1 LINE INTERFACE UNIT WITH CLOCK RECOVERY
REV. 1.1.0
26
3.4 T
HE
P
EAK
D
ETECTOR
AND
S
LICER
B
LOCK
After the incoming line signal has passed through the
Receive Equalizer block, it will next be routed to the
Slicer block. The purpose of the Slicer block is to
quantify a given bit-period (or symbol) within the in-
coming line signal as either a “1” or a “0”.
3.5 T
HE
LOS D
ETECTOR
BLOCK
The LOS Detector block, within each channel (of the
XRT81L27) was specifically designed to comply with
the LOS Declaration/Clearance requirements per
ITU-T G.775. As a consequence, the channel will de-
clare an LOS Condition, (by driving the LOS output
pin “High”) if the received line signal amplitude drops
to –20dB or below. Further, the channel will clear the
LOS Condition if the signal amplitude rises back up to
–15dB typically, or above. The XRT81L27 was de-
signed to meet the ITU-T G.775 specification timing
requirements for declaring and clearing the LOS indi-
cator. In particular, the XRT81L27 will declare an LOS
between 10 and 255 UI (or E1 bit periods) after the
actual time the LOS condition occurred. Further, the
XRT81L27 will clear the LOS indicator within 10 to
255 UI after restoration of the incoming line signal.
When operating in the Host mode, the LOS time can
be extended to 4096 zeros by the activation of the
EXLOS bit in the Command Control Register. This
will provide for those cases where the G.775 specifi-
cation value is not long enough,
