LTC3867
22
3867f
APPLICATIONS INFORMATION
across the current source load. The upper sloping line is
due to the drain-to-gate accumulation capacitance and
the gate-to-source capacitance. The Miller charge (the
increase in coulombs on the horizontal axis from a to b
while the curve is flat) is specified for a given V
DS
drain
voltage, but can be adjusted for different V
DS
voltages by
multiplying the ratio of the application V
DS
to the curve
specified V
DS
values. A way to estimate the C
MILLER
term
is to take the change in gate charge from points a and b
on a manufacturers data sheet and divide by the stated
V
DS
voltage specified. C
MILLER
is the most important se-
lection criteria for determining the transition loss term in
the top MOSFET but is not directly specified on MOSFET
data sheets. C
RSS
and C
OS
are specified sometimes but
definitions of these parameters are not included. When the
controller is operating in continuous mode the duty cycles
for the top and bottom MOSFETs are given by:
Main Switch Duty Cycle =
V
OUT
V
IN
Synchronous SwitchDuty Cycle=
V
IN
V
OUT
V
IN
The power dissipation for the main and synchronous
MOSFETs at maximum output current are given by:
P
MAIN
=
V
OUT
V
IN
I
MAX
( )
2
1+δ
( )
R
DS(ON)
+
V
IN
( )
2
I
MAX
2
R
DR
( )
C
MILLER
( )
1
V
INTVCC
V
TH(MIN)
+
1
V
TH(MIN)
f
P
SYNC
=
V
IN
V
OUT
V
IN
I
MAX
( )
2
1+δ
( )
R
DS(ON)
where δ is the temperature dependency of R
DS(ON)
, R
DR
is the effective top driver resistance (approximately 2Ω at
V
GS
= V
MILLER
), V
IN
is the drain potential and the change
in drain potential in the particular application. V
TH(MIN)
is the data sheet specified typical gate threshold voltage
specified in the power MOSFET data sheet at the specified
drain current. C
MILLER
is the calculated capacitance using
the gate charge curve from the MOSFET data sheet and
the technique described above.
Both MOSFETs have I
2
R losses while the topside N-channel
equation includes an additional term for transition losses,
which peak at the highest input voltage. For V
IN
< 20V,
the high current efficiency generally improves with larger
MOSFETs, while for V
IN
> 20V, the transition losses rapidly
increase to the point that the use of a higher R
DS(ON)
device
with lower C
MILLER
actually provides higher efficiency. The
synchronous MOSFET losses are greatest at high input
voltage when the top switch duty factor is low or during
a short-circuit when the synchronous switch is on close
to 100% of the period.
The term (1 + δ ) is generally given for a MOSFET in the
form of a normalized R
DS(ON)
vs temperature curve, but
δ = 0.005/°C can be used as an approximation for low
voltage MOSFETs.
The optional Schottky diodes conduct during the dead
time between the conduction of the two large power
MOSFETs. This prevents the body diode of the bottom
MOSFET from turning on, storing charge during the dead
time and requiring a reverse-recovery period which could
cost as much as several percent in efficiency. A 2A to 8A
Schottky is generally a good compromise for both regions
of operation due to the relatively small average current.
Larger diodes result in additional transition loss due to
their larger junction capacitance.
C
IN
and C
OUT
Selection
In continuous mode, the source current of the top MOSFET
is a square wave of duty cycle (V
OUT
)/(V
IN
). To prevent
large voltage transients, a low ESR capacitor sized for the
maximum RMS current of one channel must be used. The
maximum RMS capacitor current is given by:
C
IN
Required I
RMS
I
MAX
V
IN
V
OUT
( )
V
IN
V
OUT
( )
1/2
Figure 9. Gate Charge Characteristic
+
V
DS
V
IN
3767 F09
V
GS
MILLER EFFECT
Q
IN
a b
C
MILLER
= (Q
B
– Q
A
)/V
DS
V
GS
V
+
LTC3867
23
3867f
APPLICATIONS INFORMATION
This formula has a maximum at V
IN
= 2V
OUT
, where I
RMS
= I
OUT
/2. This simple worst-case condition is commonly
used for design because even significant deviations do not
offer much relief. Note that capacitor manufacturers’ ripple
current ratings are often based on only 2000 hours of life.
This makes it advisable to further derate the capacitor, or
to choose a capacitor rated at a higher temperature than
required. Several capacitors may be paralleled to meet
size or height requirements in the design. Due to the high
operating frequency of the LTC3867, ceramic capacitors
can also be used for C
IN
. Always consult the manufacturer
if there is any question.
Ceramic capacitors are becoming very popular for small
designs but several cautions should be observed. X7R, X5R
and Y5V are examples of a few of the ceramic materials
used as the dielectric layer, and these different dielectrics
have very different effect on the capacitance value due to
the voltage and temperature conditions applied. Physically,
if the capacitance value changes due to applied voltage
change, there is a concommitant piezo effect which results
in radiating sound! A load that draws varying current at
an audible rate may cause an attendant varying input volt-
age on a ceramic capacitor, resulting in an audible signal.
A secondary issue relates to the energy flowing back into
a ceramic capacitor whose capacitance value is being
reduced by the increasing charge. The voltage can increase
at a considerably higher rate than the constant current being
supplied because the capacitance value is decreasing as
the voltage is increasing! Nevertheless, ceramic capacitors,
when properly selected and used, can provide the lowest
overall loss due to their extremely low ESR.
A small (0.1µF to 1µF) bypass capacitor between the chip
V
IN
pin and ground, placed close to the LTC3867, is also
suggested. A 2.2Ω to 10Ω resistor placed between C
IN
(C1) and V
IN
pin provides further isolation.
The selection of C
OUT
is driven by the required effective
series resistance (ESR). Typically once the ESR require-
ment is satisfied the capacitance is adequate for filtering.
The steady-state output ripple (V
OUT
) is determined by:
V
OUT
I
RIPPLE
ESR+
1
8fC
OUT
where f = operating frequency, C
OUT
= output capacitance
and I
RIPPLE
= ripple current in the inductor. The output
ripple is highest at maximum input voltage since I
RIPPLE
increases with input voltage. The output ripple will be less
than 50mV at maximum V
IN
with I
RIPPLE
= 0.4I
OUT(MAX)
assuming:
C
OUT
required ESR < N • R
SENSE
and
C
OUT
>
1
8f
( )
R
SENSE
( )
The emergence of very low ESR capacitors in small, surface
mount packages makes very small physical implementa-
tions possible. The ability to externally compensate the
switching regulator loop using the I
TH
pin allows a much
wider selection of output capacitor types. The impedance
characteristic of each capacitor type is significantly differ-
ent than an ideal capacitor and therefore requires accurate
modeling or bench evaluation during design. Manufacturers
such as Nichicon, Nippon Chemi-Con and Sanyo should be
considered for high performance through-hole capacitors.
The OS-CON semiconductor dielectric capacitors available
from Sanyo and the Panasonic SP surface mount types
have a good (ESR)(size) product.
Once the ESR requirement for C
OUT
has been met, the
RMS current rating generally far exceeds the I
RIPPLE(P-P)
requirement. Ceramic capacitors from AVX, Taiyo Yuden,
Murata and Tokin offer high capacitance value and very
low ESR, especially applicable for low output voltage
applications.
In surface mount applications, multiple capacitors may
have to be paralleled to meet the ESR or RMS current
handling requirements of the application. Aluminum
electrolytic and dry tantalum capacitors are both available
in surface mount configurations. New special polymer
surface mount capacitors offer very low ESR also but
have much lower capacitive density per unit volume. In
the case of tantalum, it is critical that the capacitors are
surge tested for use in switching power supplies. Several
excellent choices are the AVX TPS, AVX TPSV, the KEMET
T510 series of surface mount tantalums or the Panasonic
LTC3867
24
3867f
APPLICATIONS INFORMATION
SP series of surface mount special polymer capacitors
available in case heights ranging from 2mm to 4mm. Other
capacitor types include Sanyo POSCAP, Sanyo OS-CON,
Nichicon PL series and Sprague 595D series. Consult the
manufacturers for other specific recommendations.
Differential Amplifier
The LTC3867 has true remote voltage sense capability.
The sensing connections should be returned from the
load, back to the differential amplifiers inputs through a
common, tightly coupled pair of PC traces. The differential
amplifier rejects common mode signals capacitively or
inductively radiated into the feedback PC traces as well
as ground loop disturbances. The LTC3867 diffamp has
high input impedance on DIFF
+
. It is designed to be used
with a feedback divider Kelvined to the load. The output
of the diffamp connects to the V
FB
pin.
Nonlinear Control Loop
The LTC3867 features a unique control loop that can speed
up transient response dramatically. This feature is enabled
and programmed through the IFAST pin. When IFAST is
tied to INTV
CC
, the nonlinear control loop is disabled. V
IFAST
is the voltage that can be programmed on the IFAST pin.
There is a precision 10µA flowing out of the IFAST pin.
Connecting a resistor to SGND sets the V
IFAST
voltage.
When V
IFAST
is set below 1.4V, the difference of 1.4V and
V
IFAST
sets the threshold voltage that triggers nonlinear
control. Nonlinear control is only enabled when V
FB
is
within the UV and OV window. It should be enabled only
for forced continuous mode of operation.
Once nonlinear control is enabled, the top gate of all chan-
nels will turn on if:
V
FB
= V
REF
1.4 V
IFAST
12.5
where V
REF
is the reference voltage, normally at 0.6V, and
V
FB
is the feedback voltage.
External Soft-Start and Tracking
The LTC3867 has the ability to either soft-start by itself
or track the output of another channel or external supply.
When the controller is configured to soft-start by itself, a
capacitor may be connected to its TK/SS pin or the internal
soft-start may be used. The controller is in the shutdown
state if its RUN pin voltage is below 1.22V and its TK/SS
pin is actively pulled to ground in this shutdown state. If
the RUN pin voltage is above 1.22V, the controller powers
up. A soft-start current of 1.25µA then starts to charge the
TK/SS soft-start capacitor. Note that soft-start or tracking
is achieved not by limiting the maximum output current
of the controller but by controlling the output ramp volt-
age according to the ramp rate on the TK/SS pin. Current
foldback is disabled during this phase to ensure smooth
soft-start or tracking. The soft-start or tracking range is
defined to be the voltage range from 0V to 0.6V on the
TK/SS pin. The total soft-start time can be calculated as:
t
SOFTSTART
= 0.6
C
SS
1.25µA
Regardless of the mode selected by the MODE pin, the
controller always starts in discontinuous mode up to
TK/SS = 0.5V. Between TK/SS = 0.5V and 0.565V, it will
operate in forced continuous mode and revert to the
selected mode once TK/SS > 0.565V. The output ripple
is minimized during the 65mV forced continuous mode
window ensuring a clean PGOOD signal. When the chan-
nel is configured to track another supply, the feedback
voltage of the other supply is duplicated by a resistor
divider and applied to the TK/SS pin. Therefore, the volt-
age ramp rate on this pin is determined by the ramp rate
of the other supplys voltage. It is only possible to track
another supply that is slower than the internal soft-start
ramp. Note that the small soft-start capacitor charging
current is always flowing, producing a small offset error.
To minimize this error, select the tracking resistive divider
value to be small enough to make this error negligible.
In order to track down another channel or supply after

LTC3867IUF#PBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Switching Voltage Regulators Synchronous Step-Down DC/DC Controller with Differential Remote Sense and Non-Linear Control
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union