Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
72V3611L20PF
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P19
16
IDT72V3611 3.3V, CMOS SyncFIFO
TM
64 x 36
COMMERCIAL TEMPERATURE RANGE
Figure 11. ODD/
EVEN
EVEN
EVEN
EVEN
EVEN
, W/RA, MBA, and PGA to
PEFA
PEFA
PEFA
PEFA
PEFA
Timing
NOTE:
1.
CSA
= L and ENA = H.
Figure 12. ODD/
EVEN
EVEN
EVEN
EVEN
EVEN
, W/RB, MBB, and PGB to
PEFB
PEFB
PEFB
PEFB
PEFB
Timing
4657 drw 13
CLKB
ENB
B0 - B35
MBB
CSB
W/
R
B
CLKA
MBF2
CSA
MBA
ENA
A0 - A35
W/
R
A
W1
t
ENS1
t
ENH1
t
DS
t
DH
t
PMF
t
PMF
t
EN
t
PMR
t
ENS2
t
ENH2
t
DIS
W1 (Remains valid in Mail2 Register after read)
t
ENS1
t
ENH1
t
ENS1
t
ENH1
t
ENS1
t
ENH1
4657 drw 14
ODD/
EVEN
PEFA
PGA
MBA
W/
R
A
Valid
Valid
Valid
Valid
t
POPE
t
PEPE
t
POPE
t
PEPE
4657 drw 15
ODD/
EVEN
PEFB
PGB
MBB
W/
R
B
Valid
Valid
Valid
Valid
t
POPE
t
PEPE
t
POPE
t
PEPE
Figure 10. Timing for Mail2 Register and
MBF2
MBF2
MBF2
MBF2
MBF2
Flag
NOTE:
1.
Port-A parity generation off (PGA = L)
NOTE:
1.
CSB
= L and ENB = H.
17
IDT72V3611 3.3V, CMOS SyncFIFO
TM
64 x 36
COMMERCIAL TEMPERATURE RANGE
Figure 14. Parity Generation Timing when reading from the Mail1 Register
Figure 13. Parity Generation Timing when reading from the Mail2 Register
NOTE:
1.
ENA = H.
NOTE:
1.
ENB = H.
4657 drw 16
ODD/
EVEN
A8, A17,
A26, A35
PGA
MBA
W/
R
A
Mail2 Data
Generated Parity
Generated Parity
Mail2 Data
CSA
LOW
t
EN
t
PEPB
t
POPB
t
PEPB
4657 drw 17
ODD/
EVEN
B8, B17,
B26, B35
PGB
MBB
W/
R
B
Mail1
Data
Generated Parity
Generated Parity
Mail1 Data
CSB
LOW
t
EN
t
PEPB
t
POPB
t
PEPB
t
MDV
18
IDT72V3611 3.3V, CMOS SyncFIFO
TM
64 x 36
COMMERCIAL TEMPERATURE RANGE
NOTE:
1.
Includes probe and jig capacitance.
Figure 15. Load Circuit and Voltage Waveforms
4657 drw 18
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
30 pF
330
Ω
3.3V
510
Ω
PROPAGATION DELAY
LOAD CIRCUIT
3 V
GND
Timing
Input
Data,
Enable
Input
GND
3 V
1.5 V
1.5 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
VOLTAGE WAVEFORMS
PULSE DURATIONS
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
3 V
GND
GND
3 V
1.5 V
1.5 V
1.5 V
1.5 V
t
W
Output
Enable
Low-Level
Output
High-Level
Output
3 V
OL
GND
3 V
1.5 V
1.5 V
1.5 V
1.5 V
¯
OH
OV
¯
GND
OH
OL
1.5 V
1.5 V
1.5 V
1.5 V
Input
In-Phase
Output
High-Level
Input
Low-Level
Input
V
V
V
V
1.5 V
3 V
t
S
t
h
t
PLZ
t
PHZ
t
PZL
t
PZH
t
PD
t
PD
(1)
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P19
72V3611L20PF
Mfr. #:
Buy 72V3611L20PF
Manufacturer:
IDT
Description:
FIFO 64 x 36 SyncFIFO, 3.3V
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
72V3611L15PFG8
72V3611L15PFG
72V3611L20PF8
72V3611L20PF
72V3611L15PF8
72V3611L15PQF
72V3611L20PQF
72V3611L15PF