7
FN8171.4
October 12, 2006
Register Selection
DEVICE DESCRIPTION
Instructions
Four of the ten instructions are three bytes in length.
These instructions are:
Read Wiper Counter Register – read the current
wiper position of the selected potentiometer,
Write Wiper Counter Register – change current
wiper position of the selected potentiometer,
Read Data Register – read the contents of the
selected Data Register;
Write Data Register – write a new value to the
selected Data Register.
Read Status - This command returns the contents
of the WIP bit which indicates if the internal write
cycle is in progress.
The basic sequence of the three byte instructions is
illustrated in Figure 3. These three-byte instructions
exchange data between the WCR and one of the Data
Registers. A transfer from a Data Register to a WCR is
essentially a write to a static RAM, with the static RAM
controlling the wiper position. The response of the
wiper to this action will be delayed by t
WRL
. A transfer
from the WCR (current wiper position), to a Data
Register is a write to nonvolatile memory and takes a
minimum of t
WR
to complete. The transfer can occur
between one of the two potentiometers and one of its
associated registers; or it may occur globally, where
the transfer occurs between all potentiometers and
one associated register. The Read Status Register
instruction is the only unique format (See Figure 5).
Four instructions require a two-byte sequence to
complete. These instructions transfer data between
the host and the X9261; either between the host and
one of the data registers or directly between the host
and the Wiper Counter Register. These instructions
are:
XFR Data Register to Wiper Counter Register
This transfers the contents of one specified Data
Register to the associated Wiper Counter Register.
XFR Wiper Counter Register to Data Register
This transfers the contents of the specified Wiper
Counter Register to the specified associated Data
Register.
Global XFR Data Register to Wiper Counter
Register – This transfers the contents of all speci-
fied Data Registers to the associated Wiper Counter
Registers.
Global XFR Wiper Counter Register to Data
Register – This transfers the contents of all Wiper
Counter Registers to the specified associated Data
Registers.
INCREMENT/DECREMENT COMMAND
The final command is Increment/Decrement (See
Figures 6 and 7). The Increment/Decrement command
is different from the other commands. Once the
command is issued and the X9261 has responded
with an acknowledge, the master can clock the
selected wiper up and/or down in one segment steps;
thereby, providing a fine tuning capability to the host.
For each SCL clock pulse (t
HIGH
) while SI is HIGH,
the selected wiper will move one resistor segment
towards the R
H
terminal. Similarly, for each SCL clock
pulse while SI is LOW, the selected wiper will move
one resistor segment towards the R
L
terminal. A
detailed illustration of the sequence and timing for this
operation are shown. See Instruction format for more
details.
Register Selected RB RA
DR0 0 0
DR1 0 1
DR2 1 0
DR3 1 1
X9261
8
FN8171.4
October 12, 2006
Figure 2. Two-Byte Instruction Sequence
Figure 3. Three-Byte Instruction Sequence (Write)
Figure 4. Three-Byte Instruction Sequence (Read)
ID3 ID2 ID1 ID0 0
A1 A0
I3
I2
I1
RB RA P0
SCK
SI
CS
0101
Device ID
Internal
Instruction
Opcode
Address
Register
0
I0
Address
Pot/WCR
Address
0
0
0
0101
A1 A0
I3 I2
I1
I0
RB RA P0
SCL
SI
D7 D6 D5 D4 D3 D2 D1 D0
CS
00
ID3 ID2 ID1 ID0
Device ID
Internal
Instruction
Opcode
Address
Register
Address
Pot/WCR
Address
00
WCR[7:0]
or
Data Register Bit [7:0]
0
0101
A1 A0
I3
I2
I1
I0
RB RA P0
SCL
SI
D7 D6 D5 D4 D3 D2 D1 D0
CS
00
ID3 ID2 ID1 ID0
Device ID
Internal
Instruction
Opcode
Address
Register
Address
Pot/WCR
Address
00
WCR[7:0]
S0
X
X
X
XX
XX
X
Don’t Care
or
Data Register Bit [7:0]
0
X9261
9
FN8171.4
October 12, 2006
Figure 5. Three-Byte Instruction Sequence (Read Status Register)
Figure 6. Increment/Decrement Instruction Sequence
Figure 7. Increment/Decrement Timing Limits
WIP
Status
Bit
0101
A1 A0
I3
I2
I1
I0
RB RA
P0
SCL
SI
CS
00
ID3 ID2 ID1 ID0
Device ID
Internal
Instruction
Opcode
Address
Register
Address
Pot/WCR
Address
00
0
0
0
00
00
101
1
0
0101
A1 A0
I3I2
I1
I0
RB RA P0
SCL
SI
CS
00
ID3 ID2 ID1 ID0
Device ID
Internal
Instruction
Opcode
Address
Register
Address
Pot/WCR
Address
00
I
N
C
1
I
N
C
2
I
N
C
n
D
E
C
1
D
E
C
n
0
SCK
SI
R
W
INC/DEC CMD ISSUED
t
WRID
VOLTAGE OUT
X9261

X9261UV24-2.7

Mfr. #:
Manufacturer:
Renesas / Intersil
Description:
IC XDCP DUAL 256TAP 50K 24-TSSOP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union