MAX5876
12-Bit, 250Msps, High-Dynamic-Performance,
Dual DAC with LVDS Inputs
10 ______________________________________________________________________________________
Pin Description (continued)
PIN NAME FUNCTION
43 SELIQP
LVDS DAC Select Input. Set SELIQN low and SELIQP high to direct data to the I-DAC outputs.
Set SELIQP low and SELIQN high to direct data to the Q-DAC outputs.
44 SELIQN
Complementary LVDS DAC Select Input. Set SELIQN low and SELIQP high to direct data to the
I-DAC outputs. Set SELIQP low and SELIQN high to direct data to the Q-DAC outputs.
45 B11P Data Bit 11 (MSB)
46 B11N Complementary Data Bit 11 (MSB)
47 B10P Data Bit 10
48 B10N Complementary Data Bit 10
49 B9P Data Bit 9
50 B9N Complementary Data Bit 9
51 B8P Data Bit 8
52 B8N Complementary Data Bit 8
53 B7P Data Bit 7
54 B7N Complementary Data Bit 7
55 B6P Data Bit 6
56 B6N Complementary Data Bit 6
57 B5P Data Bit 5
58 B5N Complementary Data Bit 5
59 B4P Data Bit 4
60 B4N Complementary Data Bit 4
61 DV
DD1.8
Digital Supply Voltage. Accepts a 1.71V to 1.89V supply voltage range. Bypass with a 0.1µF
capacitor to GND.
62 B3P Data Bit 3
63 B3N Complementary Data Bit 3
64 B2P Data Bit 2
65 B2N Complementary Data Bit 2
66 B1P Data Bit 1
67 B1N Complementary Data Bit 1
68 B0P Data Bit 0 (LSB)
—EPExposed Pad. Must be connected to GND through a low-impedance path.
MAX5876
12-Bit, 250Msps, High-Dynamic-Performance,
Dual DAC with LVDS Inputs
______________________________________________________________________________________ 11
LATCH
XOR/
DECODE
LATCH
LVDS
RECEIVER
LATCH
LATCH DAC
OUTIP
OUTIN
LATCH
XOR/
DECODE
LATCH LATCH DAC
OUTQP
OUTQN
FSADJ
TORB
SELIQN
XORP
XORN
AV
CLK
CLKN
CLKP
CLK
INTERFACE
DATA11–
DATA0
+1.2V
REFERENCE
POWER-DOWN
BLOCK
REFIO
DACREF
PD GND
DV
DD1.8
DV
DD3.3
AV
DD1.8
AV
DD3.3
SELIQP
MAX5876
Figure 1. MAX5876 High-Performance, 12-Bit, Dual Current-Steering DAC
Detailed Description
Architecture
The MAX5876 high-performance, 12-bit, dual current-
steering DAC (Figure 1) operates with DAC update rates
up to 250Msps. The converter consists of input registers
and a demultiplexer for single-port operation, followed by
a current-steering array. During operation, the input data
registers demultiplex the single-port data bus. The cur-
rent-steering array generates differential full-scale cur-
rents in the 2mA to 20mA range. An internal
current-switching network, in combination with external
50 termination resistors, converts the differential output
currents into dual differential output voltages with a 0.1V
to 1V peak-to-peak output voltage range. An integrated
+1.2V bandgap reference, control amplifier, and user-
selectable external resistor determine the data convert-
er’s full-scale output range.
Reference Architecture and Operation
The MAX5876 supports operation with the internal
+1.2V bandgap reference or an external reference volt-
age source. REFIO serves as the input for an external,
low-impedance reference source. REFIO also serves as
a reference output when the DAC operates in internal
reference mode. For stable operation with the internal
reference, decouple REFIO to GND with a 1µF capaci-
tor. Due to its limited output drive capability, buffer
REFIO with an external amplifier when driving large
external loads.
MAX5876
12-Bit, 250Msps, High-Dynamic-Performance,
Dual DAC with LVDS Inputs
12 ______________________________________________________________________________________
The MAX5876’s reference circuit (Figure 2) employs a
control amplifier to regulate the full-scale current
I
OUTFS
for the differential current outputs of the DAC.
Calculate the full-scale output current as follows:
where I
OUTFS
is the full-scale output current of the
DAC. R
SET
(located between FSADJ and DACREF)
determines the amplifier’s full-scale output current for
the DAC. See Table 1 for a matrix of different I
OUTFS
and R
SET
selections.
Analog Outputs (OUTIP, OUTIN, OUTQP,
OUTQN)
Each MAX5876 DAC outputs two complementary cur-
rents (OUTIP/N, OUTQP/N) that operate in a single-
ended or differential configuration. A load resistor
converts these two output currents into complementary
single-ended output voltages. A transformer or a differ-
ential amplifier configuration converts the differential
voltage existing between OUTIP (OUTQP) and OUTIN
(OUTQN) to a single-ended voltage. If not using a
transformer, the recommended termination from the
output is a 25 termination resistor to ground and a
50 resistor between the outputs.
To generate a single-ended output, select OUTIP (or
OUTQP) as the output and connect OUTIN (or OUTQN)
to GND. SFDR degrades with single-ended operation
or increased output swing. Figure 3 displays a simpli-
fied diagram of the internal output structure of the
MAX5876.
Clock Inputs (CLKP, CLKN)
The MAX5876 features flexible differential clock inputs
(CLKP, CLKN) operating from a separate supply
(AV
CLK
) to achieve optimum jitter performance. Drive
the differential clock inputs from a single-ended or a
differential clock source. For single-ended operation,
drive CLKP with a logic source and bypass CLKN to
GND with a 0.1µF capacitor.
CLKP and CLKN are internally biased to AV
CLK
/ 2. This
facilitates the AC-coupling of clock sources directly to
the device without external resistors to define the DC
level. The dynamic input resistance from CLKP and
CLKN to ground is 5k.
I
V
R
OUTFS
REFIO
SET
×
32 1
1
2
12
Table 1. I
OUTFS
and R
SET
Selection
Matrix Based on a Typical +1.200V
Reference Voltage
R
SET
(k)
FULL-SCALE
CURRENT I
OUTFS
(mA)
CALCULATED
1% EIA STD
2 19.2 19.1
5 7.68 7.5
10 3.84 3.83
15 2.56 2.55
20 1.92 1.91
OUTIP
OUTIN
+1.2V
REFERENCE
CURRENT-SOURCE
ARRAY DAC
REFIO
FSADJ
R
SET
I
REF
10k
DACREF
1
µ
F
I
REF
= V
REFIO
/ R
SET
GND
Figure 2. Reference Architecture, Internal Reference
Configuration
I
OUT
I
OUT
OUTIN OUTIP
CURRENT
SOURCES
CURRENT
SWITCHES
AV
DD
Figure 3. Simplified Analog Output Structure

MAX5876EGK+TD

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Digital to Analog Converters - DAC 12-Bit 2Ch 250Msps DAC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet