AX8052F100
www.onsemi.com
19
QFN28 PACKAGE INFORMATION
QFN28 5x5, 0.5P
CASE 485EH
ISSUE A
SEATING
NOTE 4
0.05 C
(A3)
A
A1
D2
b
1
8
15
28
E2
28X
L
28X
BOTTOM VIEW
TOP VIEW
SIDE VIEW
D
A
B
E
0.05
C
PIN ONE
REFERENCE
0.10 C
0.08 C
C
22
e
NOTES:
1. DIMENSIONS AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED
TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.30MM FROM THE TERMINAL TIP.
4. COPLANARITY APPLIES TO THE EXPOSED
PAD AS WELL AS THE TERMINALS.
PLANE
*For additional information on our PbFree strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
SOLDERING FOOTPRINT*
0.50
3.60
0.32
3.60
28X
0.69
28X
5.30
5.30
L1
DETAIL A
L
ALTERNATE TERMINAL
CONSTRUCTIONS
L
DETAIL B
MOLD CMPDEXPOSED Cu
ALTERNATE
CONSTRUCTION
DETAIL B
DETAIL A
DIM
A
MIN
MILLIMETERS
0.80
A1 0.00
A3 0.20 REF
b 0.20
D 5.00 BSC
D2 3.40
E 5.00 BSC
3.40
E2
e 0.50 BSC
0.44
L
1.00
0.05
0.30
3.50
3.50
0.54
MAX
−−−
L1
0.15
NOTE 3
PITCH
DIMENSION: MILLIMETERS
RECOMMENDED
A
M
0.10 BC
M
0.05 C
1
AX8052F100
www.onsemi.com
20
QFN28 Soldering Profile
Figure 10. QFN28 Soldering Profile
Preheat Reflow Cooling
T
P
T
L
T
sMAX
T
sMIN
t
s
t
L
t
P
T
25
°
C
to
Peak
Temperature
Time
25°C
Table 13.
Profile Feature PbFree Process
Average RampUp Rate 3°C/s max.
Preheat Preheat
Temperature Min T
sMIN
150°C
Temperature Max T
sMAX
200°C
Time (T
sMIN
to T
sMAX
) t
s
60 – 180 sec
Time 25°C to Peak Temperature T
25
°
C
to
Peak
8 min max.
Reflow Phase
Liquidus Temperature T
L
217°C
Time over Liquidus Temperature t
L
60 – 150 s
Peak Temperature t
p
260°C
Time within 5°C of actual Peak Temperature T
p
20 – 40 s
Cooling Phase
Rampdown rate 6°C/s max.
1. All temperatures refer to the top side of the package, measured on the package body surface.
AX8052F100
www.onsemi.com
21
QFN28 Recommended Pad Layout
1. PCB land and solder masking recommendations
are shown in Figure 11.
Figure 11. PCB Land and Solder Mask Recommendations
A = Clearance from PCB thermal pad to solder mask opening, 0.0635 mm minimum
B = Clearance from edge of PCB thermal pad to PCB land, 0.2 mm minimum
C = Clearance from PCB land edge to solder mask opening to be as tight as possible
to ensure that some solder mask remains between PCB pads.
D = PCB land length = QFN solder pad length + 0.1 mm
E = PCB land width = QFN solder pad width + 0.1 mm
2. Thermal vias should be used on the PCB thermal
pad (middle ground pad) to improve thermal
conductivity from the device to a copper ground
plane area on the reverse side of the printed circuit
board. The number of vias depends on the package
thermal requirements, as determined by thermal
simulation or actual testing.
3. Increasing the number of vias through the printed
circuit board will improve the thermal
conductivity to the reverse side ground plane and
external heat sink. In general, adding more metal
through the PC board under the IC will improve
operational heat transfer, but will require careful
attention to uniform heating of the board during
assembly.
Assembly Process
Stencil Design & Solder Paste Application
1. Stainless steel stencils are recommended for solder
paste application.
2. A stencil thickness of 0.125 – 0.150 mm
(5 – 6 mils) is recommended for screening.
3. For the PCB thermal pad, solder paste should be
printed on the PCB by designing a stencil with an
array of smaller openings that sum to 50% of the
QFN exposed pad area. Solder paste should be
applied through an array of squares (or circles) as
shown in Figure 12.
4. The aperture opening for the signal pads should be
between 5080% of the QFN pad area as shown in
Figure 13.
5. Optionally, for better solder paste release, the
aperture walls should be trapezoidal and the
corners rounded.
6. The fine pitch of the IC leads requires accurate
alignment of the stencil and the printed circuit
board. The stencil and printed circuit assembly
should be aligned to within + 1 mil prior to
application of the solder paste.
7. Noclean flux is recommended since flux from
underneath the thermal pad will be difficult to
clean if watersoluble flux is used.
Figure 12. Solder Paste Application on Exposed Pad

MDK-2-GEVK

Mfr. #:
Manufacturer:
ON Semiconductor
Description:
Switching Controllers MDK-2 BASE KIT
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet