HCSL
Driver
VDD_driver
VDD
Z
o
= 50 Ohms
Z
o
= 50 Ohms
clk_p
clk_n
Vt
Ctrl
“1”
R= 50 Ohms
NC
RR
CMOS
Driver
VDD_driver
VDD
Z
o
= 50 Ohms
clk_p
clk_n
Vt
Ctrl
“1”
ZL40221 Data Sheet
10
Microsemi Corporation
Figure 10 - Clock Input - HCSL- AC Coupled
Figure 11 -
Clock Input - AC-coupled Single-Ended
CMOS
Driver
VDD_driver
VDD
Z
o
= 50 Ohms
clk_p
clk_n
Vt
Ctrl
“1”
NC
ZL40221 Data Sheet
11
Microsemi Corporation
Figure 12 - Clock Input - DC-coupled 3.3V CMOS
ZL40221 Data Sheet
12
Microsemi Corporation
3.2 Clock Outputs
LVDS has lower signal swing than LVPECL which results in a low power consumption. A simplified diagram for the
LVDS output stage is shown in Figure 13.
VDD
3 mA
Output
-
+
+
-
Figure 13 - Simplified LVDS Output Driver
The methods to terminate the
ZL40221 drivers are shown in the following figures.
LVDS
Receiver
VDD
VDD_Rx
Z
o
= 50 Ohms
Z
o
= 50 Ohms
ZL40221
clk_p
clk_n
Figure 14 - LVDS DC Coupled Termination (Internal Receiver Termination)

ZL40221LDF1

Mfr. #:
Manufacturer:
Microchip / Microsemi
Description:
Clock Buffer 2:6 LVDS Fanout Buffer w/Int. Term.
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet