Rev 1 January 2006 www.semtech.com
XE1202A TrueRF™
XE1202A TrueRF™
433 MHz / 868 MHz / 915 MHz
Low-Power, Integrated UHF Transceiver
GENERAL DESCRIPTION
The XE1202A TrueRF™ is a single chip transceiver
operating in the 433, 868 and 915 MHz license free
ISM (Industry Scientific and Medical) frequency
bands. Its highly integrated architecture allows for
minimum external components while maintaining
design flexibility. All major RF communication
parameters are programmable and most of them can
be dynamically set. The XE1202A TrueRF™ offers a
wide range of channel bandwidths, without the need
to modify the number or parameters of the external
components. The XE1202A TrueRF™ is optimized for
low power consumption whilst offering high RF output
power and channelized operation suitable for both the
European (ETSI-300-220) and the North American
(FCC part 15) regulatory standards.
APPLICATIONS
Security systems
Voice and data over an RF link
Process and building control
Access control
Home automation
Home appliances interconnection
KEY PRODUCT FEATURES
Programmable RF output power: up to +15 dBm
High reception sensitivity: down to –116 dBm
Low power consumption: RX = 14 mA;
TX = 62mA @15 dBm output power
Supply voltage down to 2.4 V
Data rates from 4.8 kbits/s to 76.8 kbits/s, NRZ
coding
Channel filter bandwidths from 20 kHz to 400 kHz
On-chip frequency synthesizer with minimum
frequency resolution of 500 Hz
Continuous phase 2-level FSK modulation
Incoming data pattern recognition
Built-in Bit-Synchronizer for incoming data and clock
synchronization and recovery
RSSI (Received Signal Strength Indicator) and FEI
(Frequency Error Indicator)
ORDERING INFORMATION
Part number Temperature range Package
XE1202AI027TRLF -40 °C to +85 °C LQFP44
PA VCO
PFD
modulator
/n Synthesizer
Oscillator
/n
Clock Out
POR
I Ref
Control
Logic
Pattern
Recognition
RSSI
FEI
Phase
Shifter
LO
Buff.
LNA
AMP
AMP
BPF
BPF
AMP
AMP
Limiter
Limiter
FSK
Demod.
Bit
Sync.
QAmpIAmp
I
Q
DCLK
DATAOUT
PATTERN
MODE 0
MODE 1
MODE 2
SI
SO
SCK
EN
DATAIN
RFA
VDD
VDDA
VDDD
VDDF
VDDP
IAMP
QAMP
RFB
RFOUT
TKA
TKB
LFB
XTA
XTB
CLKOUT
VSSD
VSSF
VSSP
VSSP
VSSF
VSSA
VSS
VSSA
TVCO
TSUPP
SCAN
Prog.
divider
PA VCO
PFD
modulator
/n Synthesizer
Oscillator
/n
Clock Out
POR
I Ref
Control
Logic
Pattern
Recognition
RSSI
FEI
Phase
Shifter
LO
Buff.
LNA
AMP
AMP
BPF
BPF
AMP
AMP
Limiter
Limiter
FSK
Demod.
Bit
Sync.
QAmpIAmp
I
Q
DCLK
DATAOUT
PATTERN
MODE 0
MODE 1
MODE 2
SI
SO
SCK
EN
DATAIN
RFA
VDD
VDDA
VDDD
VDDF
VDDP
IAMP
QAMP
RFB
RFOUT
TKA
TKB
LFB
XTA
XTB
CLKOUT
VSSD
VSSF
VSSP
VSSP
VSSF
VSSA
VSS
VSSA
TVCO
TSUPP
SCAN
Prog.
divider
© Semtech 2006 www.semtech.com
3
XE1202A TrueRF™
TABLE OF CONTENTS
1 Functional Block Diagram....................................................................................................................... 4
2 Pin description......................................................................................................................................... 5
3 Electrical Characteristics........................................................................................................................ 6
3.1 Absolute Maximum Operating Ranges.................................................................................................. 6
3.2 Specifications........................................................................................................................................ 6
3.2.1 Operating Range ....................................................................................................................................... 6
3.2.2 Electrical Specifications ............................................................................................................................. 6
4 Description............................................................................................................................................... 9
4.1 Detailed description .................................................................................................................................. 9
4.1.1 Receiver .................................................................................................................................................... 9
4.1.2 Receiver LNA modes .............................................................................................................................. 10
4.1.3 RSSI ........................................................................................................................................................ 11
4.1.4 Frequency Error Indicator - FEI................................................................................................................ 11
4.1.5 Transmitter............................................................................................................................................... 14
4.1.6 Pattern recognition................................................................................................................................... 15
4.1.7 Frequency synthesizer............................................................................................................................. 15
5 Serial Interface Definition, Principles of Operation............................................................................. 16
5.1 Serial Control Interface ............................................................................................................................ 16
5.1.1 General description.................................................................................................................................. 16
5.1.2 Write sequence........................................................................................................................................ 16
5.1.3 Read sequence........................................................................................................................................ 16
5.2 Configuration and Status registers........................................................................................................... 17
5.2.1 RTParam configuration register ............................................................................................................... 17
5.2.2 FSParam configuration register ............................................................................................................... 19
5.2.3 DataOut register ...................................................................................................................................... 20
5.2.4 ADParam configuration register............................................................................................................... 20
5.2.5 Pattern register ........................................................................................................................................ 21
5.3 Operating Modes ................................................................................................................................ 23
5.4 Transmitted Data Interface ................................................................................................................. 25
5.5 Received Data Interface ..................................................................................................................... 25
5.6 Pattern Recognition Interface.............................................................................................................. 26
5.7 Clock Output Interface........................................................................................................................ 26
5.8 Default settings at power-up ............................................................................................................... 26
6 Application Information......................................................................................................................... 27
6.1 Receiver matching network................................................................................................................. 27
6.2 Transmitter matching network ............................................................................................................ 27
6.3 VCO tank............................................................................................................................................ 29
6.4 Loop filter of the frequency synthesizer............................................................................................... 30
6.5 Reference crystal for the frequency synthesizer .................................................................................30
7 Packaging information .......................................................................................................................... 32
© Semtech 2006 www.semtech.com
4
XE1202A TrueRF™
The XE1202A TrueRF™ UHF Transceiver IC provides a single chip solution intended for use as a low cost FSK
transceiver to establish a frequency-agile, half-duplex, bi-directional RF link, with non-return to zero data coding.
The device is available in an LQFP44 package and is designed to provide a fully functional multi-channel FSK
transceiver. It is intended for applications in the 433 and 868 MHz European bands and the North American 902-
928 MHz ISM band. The single chip transceiver operates down to 2.4 V and provides low power consumption
solutions for battery-operated and power sensitive applications. Thanks to the low external components count, the
XE1202A is ideal for small size, low-cost UHF links. Its reference board has no tunable components, which
facilitates high volume cost sensitive production.
The XE1202A TrueRF™ can easily be interfaced to a controller such as the XEMICS’ XE8000 Series of ultra low-
power microcontrollers. The XE1202A TrueRF™ serial control registers are programmed by the MCU and the MCU
manages the communication protocol.
1 Functional Block Diagram
PA VCO
PFD
modulator
/n Synthesizer
Oscillator
/n
Clock Out
POR
I Ref
Control
Logic
Pattern
Recognition
RSSI
FEI
Phase
Shifter
LO
Buff.
LNA
AMP
AMP
BPF
BPF
AMP
AMP
Limiter
Limiter
FSK
Demod.
Bit
Sync.
QAmpIAmp
I
Q
DCLK
DATAOUT
PATTERN
MODE 0
MODE 1
MODE 2
SI
SO
SCK
EN
DATAIN
RFA
VDD
VDDA
VDDD
VDDF
VDDP
IAMP
QAMP
RFB
RFOUT
TKA
TKB
LFB
XTA
XTB
CLKOUT
VSSD
VSSF
VSSP
VSSP
VSSF
VSSA
VSS
VSSA
TVCO
TSUPP
SCAN
Prog.
divider
PA VCO
PFD
modulator
/n Synthesizer
Oscillator
/n
Clock Out
POR
I Ref
Control
Logic
Pattern
Recognition
RSSI
FEI
Phase
Shifter
LO
Buff.
LNA
AMP
AMP
BPF
BPF
AMP
AMP
Limiter
Limiter
FSK
Demod.
Bit
Sync.
QAmpIAmp
I
Q
DCLK
DATAOUT
PATTERN
MODE 0
MODE 1
MODE 2
SI
SO
SCK
EN
DATAIN
RFA
VDD
VDDA
VDDD
VDDF
VDDP
IAMP
QAMP
RFB
RFOUT
TKA
TKB
LFB
XTA
XTB
CLKOUT
VSSD
VSSF
VSSP
VSSP
VSSF
VSSA
VSS
VSSA
TVCO
TSUPP
SCAN
Prog.
divider
Figure 1: XE1202A TrueRF™ block diagram

XE1202AI027TRLF

Mfr. #:
Manufacturer:
Semtech
Description:
RF Transceiver XE1202AI027TRLF
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet