19
ICSSSTUB32866B
Advance Information
1165A—3/21/07
:TUPNIATAD:TUPTUOATADOCIC
,6D,5D,3D,2D
52D-8D
,6D,5D,3D,2D
52D-8D
00
,6D,5D,3D,2D
41D-8D
,6D,5D,3D,2D
41D-8D
01
-8D,6
D-1D
31D,21D,01D
-8D,6D-1D
31D,21D,01D
11
* Register Configurations
20
ICSSSTUB32866B
Advance Information
1165A—3/21/07
Recommended Operating Conditions
PARAMETER MIN TYP MAX UNITS
V
DDQ
1.7 1.8 1.9
V
REF
0.49 x V
DD
0.5 x V
DD
0.51 x V
DD
V
TT
V
REF
- 0.04 V
REF
V
REF
+ 0.04
V
I
Input Voltage 0 V
DDQ
V
IH
(
DC
)
DC Input High Voltage V
REF
+ 0.125
V
IH
(
AC
)
AC Input High Voltage V
REF
+ 0.250
V
IL
(
DC
)
DC Input Low Voltage V
REF
- 0.125
V
IL
(
AC
)
AC Input Low Voltage V
REF
- 0.250
V
IH
Input High Voltage Level 0.65 x V
DDQ
V
IL
Input Low Voltage Level 0.35 x V
DDQ
V
ICR
Common mode Input Range 0.675 1.125
V
ID
Differential Input Voltage 0.600
I
OH
-8
I
OL
8
T
A
070°C
1
Guaranteed by design, not 100% tested in production.
mA
Note:
RST
and Cn inputs must be helf at valid logic levels (not floating) to ensure proper device operation. The
differential inputs must not be floating unless
R
ST
is low.
V
DESCRIPTION
I/O Supply Voltage
Reference Voltage
Operating Free-Air Temperature
RST
,
C0, C1
CK,
CK
Low-Level Output Current
Termination Voltage
High-Level Output Current
Data Inputs
Absolute Maximum Ratings
Storage Temperature . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 2.5V
Input Voltage
1,2
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
-0.5V to +2.5V
Output Voltage
1,2
. . . . . . . . . . . . . . . . . . . . . . . . . . . . .
-0.5V to VDD + 0.5V
Input Clamp Current . . . . . . . . . . . . . . . . . . . . ±50 mA
Output Clamp Current . . . . . . . . . . . . . . . . . . . ±50mA
Continuous Output Current. . . . . . . . . . . . . . . ±50mA
VDD or GND Current/Pin . . . . . . . . . . . . . . . . ±100mA
Package Thermal Impedance
3
. . . . . . . . . . . . . . .
36°C
Stresses above those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. These
ratings are stress specifications only and functional operation of the device at these or any other conditions above those
listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions
for extended periods may affect product reliability.
Notes:
1. The input and output negative voltage
ratings may be excluded if the input
and output clamp ratings are observed.
2. This value is limited to 2.5V maximum.
3. The package thermal impedance is
calculated in accordance with
JESD 51.
21
ICSSSTUB32866B
Advance Information
1165A—3/21/07
Output Buffer Characteristics
Output edge rates over recommended operating free-air temperature range (See figure 7)
MIN MAX
dV/dt_r 1 4 V/ns
dV/dt_f 1 4 V/ns
dV/dt_Δ
1
1V/ns
1. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate)
PARAMETER
V
DD
= 1.8V ± 0.1V
UNIT
Electrical Characteristics - DC
T
A
= 0 - 70°C; V
DD
= 1.8 +/-0.1V (unless otherwise stated)
SYMBOL PARAMETERS V
DD
MIN TYP MAX UNITS
V
IK
I
I
= -18mA -1.2
V
OH
I
OH
= -6mA 1.7V 1.2
V
OL
I
OL
= 6mA 1.7V 0.5
I
I
All Inputs
(2)
V
I
= V
DD
or GND 1.9V -5 5 µA
Standby (Static)
RESET
= GND 100 µA
Operating (Static)
(3)
V
I
= V
IH(AC)
or V
IL(AC)
,
RESET
= V
DD
40
mA
Dynamic operating
(clock only)
RESET = V
DD
,
V
I
= V
IH(AC)
or V
IL(AC)
,
CLK and
CLK
switching
50% duty cycle.
39
µA/clock
MHz
Dynamic Operating
(per each data input)
1:1 mode
19
Dynamic Operating
(per each data input)
1:2 mode
35
Data Inputs 2.5 3.5
CLK and
23
RESET
2.5
CONDITIONS
V
µA/ clock
MHz/data
I
DD
I
O
= 0
1.9V
I
DDD
1.8V
RESET
= V
DD
,
V
I
= V
IH(AC)
or V
IL (AC)
,
CLK and
CLK
switching
50% duty cycle. One data
input switching at half
clock frequency, 50%
duty cycle
pF
V
ICR
= 1.25V, V
I
(
PP
)
= 360mV
V
I
= V
DD
or GND
C
i
V
I
= V
REF
±350mV
Notes:
1 - Guaranteed by design, not 100% tested in production.
2 - PAR_IN leakage current is ±17μA due to weak pull-down resistor. Allows this device to be used as replacement
for SSTUB32864B (has no parity).
3 - Static operating current will be greater than 40mA if both CLK and CLK are pulled HIGH or LOW.

SSTUB32866BHLF

Mfr. #:
Manufacturer:
IDT
Description:
Clock Buffer 1.8V Reg. Buffer (800 MHz)
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet