MC92603VF Datasheet MC92603VF, MC92604VM, MC92604ZT | P7-P9

MOTOROLA

MC92603 Quad and MC92604 Dual Gigabit Ethernet Transceivers

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

In this mode, ten-bit coded data may be transmitted, bypassing the internal 8B/10B encoder. The ten bits

of data to transmit are presented on the XMIT_x_7 through XMIT_x_0 inputs with bits 9 and 8 on the

XMIT_x_ERR and XMIT_x_ENABLE inputs, respectively.

When using the MC92603 or MC92604 in the backplane 10-bit, or reduced interface 5-bit mode, it is not

necessary to use the 8B/10B code set, however, special care must be taken. The data must exhibit the same

properties as 8B/10B coded data. DC balance must be maintained and there must be sufﬁcient transition

density to ensure reliable clock and data recovery at the receiver. If running in the Ethernet TBI or RTBI

mode the data will be 8B/10B data. If the code used is NOT 8B/10B then it MUST support the K28.5 IDLE.

The code also must be such to guarantee that no two codes when concatenated produce the 8 bit COMMA

pattern.

The receivers require that COMMA

code groups (K28.1, K28.5, or K28.7) be transmitted for byte

synchronization. The 8-bit pattern (‘00111110xx’ or ‘11000001xx’, ordered from bit 0 through 7) is used

for alignment and link-to-link synchronization when operating in any of the byte or word synchronization

modes. The pattern of code groups and data required to achieve word synchronization (available only in

Backplane mode) depends on the conﬁguration of the receiver. The appropriate sequence must be applied

through the Ten/Five Bit Interface.

The XMIT_x_K signal is ignored by the transmitter in the backplane 10-/5-bit modes, however, it is used

by the receiver.

Ethernet Compliant Applications Modes (COMPAT = high)

Transmitting Uncoded Data - GMII or RGMII Modes

When operating in the Ethernet compatibility mode, the MC92603/4 implements the Auto-Negotiation

function at the PCS sublayer as deﬁned in Clause 37 of

IEEE Std 802.3-2002.

Auto-Negotiation Process

The transmitter enters auto-negotiate mode (if auto-negotiate is enabled) when one of 5 events occur.

• The part is reset.

• The part is requested to re-start the auto-negotiation process via the MDIO interface.

• The part is reconﬁgured via the MDIO interface.

• The associated receiver loses byte synchronization for more than 10 milliseconds.

• The associated receiver detects an auto-negotiate sequence initiated by its link partner.

When an auto-negotiate sequence is started, the transmitter initially sends at least 10 milliseconds of

/C1/C2/ sequences with all zeroes as the Conﬁguration Register contents. This forces the remote device to

also enter auto-negotiate mode.

Then the contents of the Conﬁguration Register are continuously sent until the associated receiver detects

the same conﬁguration being sent from the connected SERDES. The GEt is conﬁgured as full duplex 1

gigabit, therefore the conﬁguration is as shown in Figure 3.

Frees

cale Semiconductor,

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

nc...

MC92603 Quad and MC92604 Dual Gigabit Ethernet Transceivers

MOTOROLA

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

The “Ack” bit is set when 3 consecutive matching Conﬁguration Register values are received. The

Auto-Negotiate state is complete when 3 consecutive matching Conﬁguration Register values are received

with the “Ack” bit set. The transmitter will continue sending Auto-Negotiate sequences once the

Auto-Negotiate sequence is complete for at least 10 ms.

Data Transmission Process

Transmitter operation is controlled by the two input control signals XMIT_x_ENABLE and XMIT_x_ERR.

When both XMIT_x_ENABLE and XMIT_x_ERR inputs are low the transmitter broadcasts IDLE

Ordered_sets. Whenever a new series of IDLE Ordered_sets are started the ﬁrst IDLE Ordered_set may be

an I1 Ordered_set to correct the running disparity, all subsequent IDLE Ordered_sets will be I2s. The

transmitter must be aware of even/oddness. K28.5 code groups are transmitted as the ‘even’ code group and

either D5.6 or D16.2 as the ‘odd’ code group. This even/odd ﬂag is set at initialization and must be

maintained since other events will depend on this even/oddness.

When XMIT_x_ENABLE is raised, the data on the XMIT_x_7 through XMIT_x_0 inputs is assumed to be

the ﬁrst byte of an 8-byte preamble. The preamble usually consists of 7 consecutive 55 hex code groups

followed by a D5 hex code group. The transmitter replaces the ﬁrst 55 hex code group in the preamble with

a /S/ Ordered_set to indicate Start_of_Frame. The MC92603/4 will support shorter preambles. The

minimum preamble size is a single 55 (hex) code group followed by a D5 (hex) code group.

If XMIT_x_ERR is also raised when XMIT_x_ENABLE is raised then a false carrier is declared and a void

code groups (/V/) is transmitted.

If XMIT_x_ERR is raised after XMIT_x_ENABLE has been raised

and

while data is being transferred this

is a request to transmit an error propagation Ordered_set (/V/) for as many code groups as XMIT_x_ERR

remains high.

When a normal End_of_Packet is detected (XMIT_x_ENABLE transitions to low and XMIT_x_ERR

remains low) a single End_of_Packet ordered_set (/T/) is transmitted followed by at least one

Carrier_Extend (/R/) ordered_set. A second Carrier_Extend will be inserted (if necessary) to complete an

even/odd pair. This is then followed by IDLE ordered_sets to indicate the inter-packet gap. The ﬁrst /I/ may

be either an /I1/ or /I2/ depending upon running disparity.

If XMIT_x_ERR transitions to high as XMIT_x_ENABLE transitions to low this is deﬁned as a ‘carrier

extension.’ ‘Carrier extension’ is a half-duplex feature and is not supported in the MC92603/4. Therefore

XMIT_x_ERR will be ignored while XMIT_x_ENABLE is low.

1514131211 987654 0

Function Next

Page

Next Page - GEt does not support multiple pages of conﬁguration Registers

Ack

Ack - is set when the receiver detects an identical conﬁguration from the other transmitter

RF2

RF1 and RF2 - are “Remote Faults” as detected by the receiver

RF1

Reserved PS2

PS1 & PS2 - Are Pause Control features that are not supported by GEt

PS1

HD - GEt does not support Half Duplex mode

FD - GEt always runs in Full Duplex mode

Reserved

GEt Value 0 1/0 1/0 1/0 000000100000

Figure 3. Conﬁguration Register

Frees

cale Semiconductor,

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

nc...

MOTOROLA

MC92603 Quad and MC92604 Dual Gigabit Ethernet Transceivers

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Transmitting Coded Data - TBI or RTBI Modes

The PMA sublayer of the 1000BASE-X speciﬁcation does not require any functional differences in the

transmitter from that used in the backplane application mode. Therefore, when operating in a mode speciﬁed

when the TBIE input is high, the state of the COMPAT input does not affect the transmitter operation. See

the previous ‘backplane’ section on transmitting coded data.

Receiver Functionality

The differential receiver recovers the serial transmitted data using an over-sampled transition tracking

method. The recovered serial data is accumulated into ten-bit code groups. The ten-bit code groups are

forwarded to the 8B/10B decoder and translated into the original 8-bit data. Alternately, the decoder can be

bypassed and the ten-bit code group is forwarded to the receiver interface.

The code group or byte boundaries within the serial data stream are determined by aligning to COMMA

(K28.1, K28.5, or K28.7) code groups. ‘Byte’ alignment is achieved when 4 COMMA

code groups with the

same alignment are detected.

The receiver also provides for word synchronization (this feature is available only in ‘Backplane’ operating

modes). In this mode, all of the receivers are being used cooperatively to receive 32-bit (40 bit in TBI mode)

words. Word synchronization assures that the receivers present the four bytes of a word simultaneously at

the receiver output interface.

Interface Conﬁguration

The receiver interface facilitates transfer of received data to the system. It also provides information on the

status of the link. Table 4 describes the signals involved in the conﬁguration of the receiver ﬁve operating

modes.

The received data is presented on the RECV_x_7 through RECV_x_0 signals when operating in the GMII

or 8-bit backplane modes. In the 10-bit backplane or TBI modes, RECV_x_ERR, RECV_x_DV become bits

9 and 8 respectively.

In the reduced interface modes the receiver signals RECV_x_7 through RECV_x_4 are not used and the 5th

and 9th data bits are output on the RECV_x_DV signal.

The receiver status and error reporting is coded onto the RECV_x_ERR, RECV_x_DV, RECV_x_COMMA

and RECV_x_K signals. Table 5 lists the description of the errors reported in the various receiver

operational modes.

Table 4. MC92603 Receiver Operating Modes (Common Features/Characteristics)

Operating Mode BSYNC COMPAT TBIE

Backplane 10 or 5-bit Coded Data Modes - Non-aligned Low Low High

Backplane 10 or 5-bit Coded Data Modes - Aligned High Low High

Backplane 8 or 4-Bit Byte Modes High Low Low

GMII or RGMII compatible Mode High High Low

TBI or RTBI compatible Mode High High High

Frees

cale Semiconductor,

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

nc...

P1-P3 P4-P6 P7-P9 P10-P12 P13-P15 P16-P16

MC92603VF

Mfr. #:

Buy MC92603VF

Manufacturer:

NXP Semiconductors

Description:

IC TXRX ETH QUAD GIG 256-MAPBGA

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

MC92603VF

MC92603VF

Products related to this Datasheet