TSE2002GB2A1NCG Datasheet TSE2002GB2A1NCG, TSE2002GB2A1NCG8, TSE2002GB2A1NRG | P22-P24

22 of 30 July 17, 2012

C Write to Pointer Register

C Preset Pointer Register Word Read

C Pointer Write Register Word Read

TS Register Set Definition

The register set address are shown in the Acknowledge When Writing Data or Defining Write Protection table. These values are used in the I

operations as the “REG_PTR” as shown in previous three figures.

23 of 30 July 17, 2012

Temperature Register Addresses

Capabilities Register

The Capabilities Register indicates the supported features of the temperature sensor.

Capabilities Register

Bits 15 - Bit 8 – RFU; Reserved for future use. These bits will always read '0' and writing to them will have no affect.

Bit 7- EVSD-EVENT with Shutdown action.

‘0’ - (default) The EVENT

output freezes in its current state when entering shutdown. Upon exiting shutdown, the EVENT output remains in the

previous state until the next thermal sample is taken, or possibly sooner if EVENT

is programmed for comparator mode.

‘1’ The EVENT

output is deasserted (not driven) when entering shutdown and remains deasserted upon exit from shutdown until the next thermal

sample is taken, or possibly sooner if EVENT

is programmed for comparator mode.

Bit 6 - TMOUT – Bus timeout period for thermal sensor access during normal operation. Note that the TSE2002GB2A1 supports timeout in both

active and shutdown mode for temperature sensor and SPD (EEPROM) portions of the device.

‘0’ - Parameter t

TIMEOUT

is supported within the range of 10 to 60 ms.

‘1’ - (default) Parameter t

TIMEOUT

is supported within the range of 25 to 35 ms (SMBus compatible).

Bit 5 - X – May be 0 or 1; applications must accept either code. (Default =1)

Bits 4 - 3 – TRES[1:0]; Indicates the resolution of the temperature monitor as shown in the TRES Bit Decode table. (Default =01)

ADDR R/W Name Function Default

N/A W Address Pointer Address storage for subsequent operations N/A

00 R Capabilities Indicates the functions and capabilities of the

temperature sensor

006F

01 R/W Configuration Controls the operation of the temperature monitor 0000

02 R/W High Limit Temperature High Limit 0000

03 R/W Low Limit Temperature Low Limit 0000

04 R/W TCRIT Limit Critical Temperature 0000

05 R Ambient Temperature Current Ambient temperature N/A

06 R Manufacturer ID PCI-SIG manufacturer ID 00B3

07 R Device/Revision Device ID and Revision number 2912

08 R/W Resolution Register Allows changing temperature sensor resolution 002F

ADDR R/W B15/B7 B14/B6 B13/B5 B12/B4 B11/B3 B10/B2 B9/B1 B8/B0 Default

00 R

RFU RFU RFU RFU RFU RFU RFU RFU 006F

EVSD TMOUT X TRES[1:0] RANGE ACC EVENT

24 of 30 July 17, 2012

TRES Bit Decode

Note: Refer to section Resolution Register on page 28.

Bit 2 - RANGE; Indicates the supported temperature range.

'0' - The temperature monitor clamps values lower than 0 °C.

'1' (default) - The temperature monitor can read temperatures below 0 °C and sets the sign bit appropriately.

Bit 1 - ACC; Indicates the supported temperature accuracy.

'0' - The temperature monitor has ±2 °C accuracy of the active range (75 °C to 95 °C) and 3 °C accuracy over the entire operating range.

'1' (default) - Bgrade. The temperature monitor has ±1 °C accuracy over the active range (75 °C to 95 °C) and 2°C accuracy over

the monitoring range (40 °C to 125 °C)

Bit 0 - EVENT; Indicates whether the temperature monitor supports interrupt capabilities

'0'.-The device does not support interrupt capabilities.

'1' (default); The device supports interrupt capabilities.

Configuration Register

The Configuration Register holds the control and status bits of the EVENT pin as well as general hysteresis on all limits.

Bits 15 - 11 – RFU; Reserved for future use. These bits will always read '0' and writing to them will have no affect. For future compatibility, all RFU

bits must be programmed as '0'.

Bits 10 - 9 – HYST[1:0]; Control the hysteresis that is applied to all limits as shown in the HYST Bit Decode table that follows. This hysteresis

applies to all limits when the temperature is dropping below the threshold so that once the temperature is above a given threshold, it must drop below

the threshold minus the hysteresis in order to be flagged as an interrupt event. Note that hysteresis is also applied to EVENT

pin functionality. When

either of the lock bits is set, these bits cannot be altered.

TRES[1:0]

Temperature Resolution

0 0 0.5°C (9-bit)

0 1 0.25°C (10-bit) (default)

1 0 0.125°C (11-bit)

1 1 0.0625°C (12-bit)

ADDR R/W B15/B7 B14/B6 B13/B5 B12/B4 B11/B3 B10/B2 B9/B1 B8/B0 Default

01 R/W

RFU RFU RFU RFU RFU HYST[1:0] SHDN

0000

TCRIT_

LOCK

EVENT_

LOCK

CLEAR EVENT_

STS

EVENT_

CTRL

TCRIT_

ONLY

EVENT_

POL

EVENT_

MODE

P1-P3 P4-P6 P7-P9 P10-P12 P13-P15 P16-P18 P19-P21 P22-P24 P25-P27 P28-P30

TSE2002GB2A1NCG

Mfr. #:

Buy TSE2002GB2A1NCG

Manufacturer:

IDT

Description:

Board Mount Temperature Sensors Temp Sensor with Integrated EEPROM for Memory

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

TSE2002GB2A1NCG

TSE2002GB2A1NCG

Products related to this Datasheet