COMMERCIAL TEMPERATURE RANGE
IDTCV105E
CLOCK GENERATOR FOR DESKTOP PC PLATFORMS
19
PD#, POWER DOWN
PD# is an asynchronous active low input used to shut off all clocks cleanly prior to clock power. When PD# is asserted low all clocks will be driven low
before turning off the VCO. In PD# de-assertion all clocks will start without glitches.
PD# ASSERTION
PD# should be sampled low by two consecutive CPU# rising edges before stopping clocks. All single-ended clocks will be held low on their next high to
low transition. All differential clocks will be held high on the next high to low transition of the complimentary clock. If the control register determining to drive
mode is set to ‘tri-state’, the differential pair will be stopped in tri-state mode, undriven. When the drive mode but corresponding to the CPU or SRC clock of
interest is set to ‘0’ the true clock will be driven high at 2 x IREF and the complementary clock will be tristated. If the control register is programmed to ‘1’ both
clocks will be tristated.
PWRDWN#
CPU 133MHz
CPU# 133MHz
SRC 100MHz
SRC# 100MHz
USB 48MHz
PCI 33MHz
REF 14.31818
PWRDWN# CPU CPU# SRC SRC# PCIF/PCI USB 3V66 REF
1 Normal Normal Normal Normal 33MHz 48MHz 66MHz 14.318MHz
0IREF * 2 or float Float IREF * 2 or float Float Low Low Low Low