OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

71V2556S150PFG

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P25
6.42
IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs
with 2.5V I/O, Burst Counter, and Pipelined Outputs Commercial and Industrial Temperature Ranges
11
Read Operation with Clock Enable Used
(1)
Write Operation with Clock Enable Used
(1)
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance.
2. CE = L is defined as CE1 = L, CE2 = L and CE2 = H. CE = H is defined as CE1 = H, CE2 = H or CE2 = L.
NOTES:
1. H = High; L = Low; X = Don’t Care; Z = High Impedance.
2. CE = L is defined as CE1 = L, CE2 = L and CE2 = H. CE = H is defined as CE1 = H, CE2 = H or CE2 = L.
elcyCsserddA/R W /VDA DL
EC
)2(
NECWB x EO
O/IstnemmoC
nA
0
H L LLXXX putesteemlortnoCdnasserddA
1+n X X X XHXXX derongI1+nkcolC
2+nA
1
H L LLXXX dilaVkcolC
3+nXXXXHXLQ
0
QataD.derongIkcolC
0
.subehtnosi
4+nXXXXHXLQ
0
QataD.derongIkcolC
0
.subehtnosi
5+nA
2
HL LLXLQ
0
AsserddA
0
).snartsub(tuodaeR
6+nA
3
HL LLXLQ
1
AsserddA
1
).snartsub(tuodaeR
7+nA
4
HL LLXLQ
2
AsserddA
2
).snartsub(tuodaeR
71lbt5784
elcyCsserddA/R W /VDA DL
EC
)2(
NECWB x EO
O/IstnemmoC
nA
0
L L LLLXX .putesteemlortnoCdnasserddA
1+n X X X XHXXX .derongI1+nkcolC
2+nA
1
L L LLLXX .dilaVkcolC
3+n X X X XHXXX .derongIkcolC
4+n X X X XHXXX .derongIkcolC
5+nA
2
L L LLLXD
0
DataDetirW
0
6+nA
3
L L LLLXD
1
DataDetirW
1
7+nA
4
L L LLLXD
2
DataDetirW
2
81lbt5784
6.4212
IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs
with 2.5V I/O, Burst Counter, and Pipelined Outputs Commercial and Industrial Temperature Ranges
NOTES:
1. H = High; L = Low; X = Don’t Care; ? = Don’t Know; Z = High Impedance.
2. CE = L is defined as CE1 = L, CE2 = L and CE2 = H. CE = H is defined as CE1 = H, CE2 = H or CE2 = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
Read Operation with Chip Enable Used
(1)
Write Operation with Chip Enable Used
(1)
NOTES:
1. H = High; L = Low; X = Don’t Care; ? = Don’t Know; Z = High Impedance.
2. CE = L is defined as CE1 = L, CE2 = L and CE2 = H. CE = H is defined as CE1 = H, CE2 = H or CE2 = L.
3. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up.
elcyCsserddA/R W /VDA DL
EC
)2(
NECWB x EO
O/I
)3(
stnemmoC
nXXLHLXX? .detceleseD
1+nXXLHLXX? .detceleseD
2+nA
0
HL LLXXZ putesteemlortnoCdnasserddA
3+nXXLHLXXZ .POTSrodetceleseD
4+nA
1
HL LLXLQ
0
AsserddA
0
AdaoL.tuodaeR
1
.
5+nXXLHLXXZ .POTSrodetceleseD
6+nXXLHLXLQ
1
AsserddA
1
.detceleseD.tuodaeR
7+nA
2
HL LLXXZ .putesteemlortnocdnasserddA
8+nXXLHLXXZ .POTSrodetceleseD
9+nXXLHLXLQ
2
AsserddA
2
.detceleseD.tuodaeR
91lbt5784
elcyCsserddA/R W /VDA DL
EC
)2(
NECWB x EO
O/I
)3(
stnemmoC
nXXLHLXX? .detceleseD
1+nXXLHLXX? .detceleseD
2+nA
0
L L LLLXZ putesteemlortnoCdnasserddA
3+nXXLHLXXZ .POTSrodetceleseD
4+nA
1
L L LLLXD
0
DsserddA
0
AdaoL.nietirW
1
.
5+nXXLHLXXZ .POTSrodetceleseD
6+nXXLHLXXD
1
DsserddA
1
.detceleseD.nietirW
7+nA
2
L L LLLXZ .putesteemlortnocdnasserddA
8+nXXLHLXXZ .POTSrodetceleseD
9+nXXLHLXXD
2
DsserddA
2
.detceleseD.nietirW
02lbt5784
6.42
IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs
with 2.5V I/O, Burst Counter, and Pipelined Outputs Commercial and Industrial Temperature Ranges
13
DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range
(VDD = 3.3V±5%)
Figure 2. Lumped Capacitive Load, Typical Derating
AC Test Conditions
(VDDQ = 2.5V)
DC Electrical Characteristics Over the Operating
Temperature Supply Voltage Range
(1)
(VDD = 3.3V±5%)
Figure 1. AC Test Load
AC Test Loads
NOTE:
1. The LBO, TMS, TDI, TCK & TRST pins will be internally pulled to VDD and ZZ will be internally pulled to VSS if it is not actively driven in the application.
NOTES:
1. All values are maximum guaranteed values.
2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tCYC; f=0 means no input lines are changing.
3. For I/Os VHD = VDDQ – 0.2V, VLD = 0.2V. For other inputs VHD = VDD – 0.2V, VLD = 0.2V.
V
DDQ
/2
50Ω
I/O
Z
0
= 50Ω
4875 drw 04
,
lobmySretemaraPsnoitidnoCtseT.niM.xaMtinU
I|
LI
|tnerruCegakaeLtupnIV
DD
V,.xaM=
NI
VotV0=
DD
___
5Aµ
I|
IL
|
ZZdnaGATJ,OBLtnerruCegakaeLtupnI
)1(
V
DD
V,.xaM=
NI
VotV0=
DD
___
03Aµ
I|
OL
|tnerruCegakaeLtuptuOV
TUO
VotV0=
QDD
detceleseDeciveD,
___
5Aµ
V
LO
egatloVwoLtuptuOI
LO
V,Am6+=
DD
.niM=
___
4.0V
V
HO
egatloVhgiHtuptuOI
HO
V,Am6-=
DD
.niM=0.2
___
V
1
2lbt5784
sleveLesluPtupnI
semiTllaF/esiRtupnI
sleveLecnerefeRgnimiTtupnI
sleveLecnerefeRgnimiTtuptuO
daoLtseTCA
V5.
2ot0
sn2
V(
QDD
)2/
V(
QDD
)2/
1erugiFeeS
32lbt5784
1
2
3
4
20 30 50 100 200
ΔtCD
(Ty pical ,
ns )
Capaci t ance (pF )
80
5
6
4875 dr w 05
,
lobmySretemaraPsnoitidnoCtseT
zHM661zHM051zHM331zHM001
tinU
l'moCl'dnIl'moCl'dnIl'moCl'dnIl'moCl'dnI
I
DD
rewoPgnitarepO
tnerruCylppuS
,nepOstuptuO,detceleSeciveD
/VDA DL V,X=
DD
,.xaM=
V
NI
> V
HI
ro<V
LI
f=f,
XAM
)2(
053063523533003013052062Am
I
1BS
ybdnatSSOMC
tnerruCylppuSrewoP
stuptuO,detceleseDeciveD
V,nepO
DD
V,.xaM=
NI
> V
DH
ro
<
V
DL
0=f,
)3,2(
0454045404540454Am
I
2BS
rewoPgninnuRkcolC
tnerruCylppuS
stuptuO,detceleseDeciveD
V,nepO
DD
V,.xaM=
NI
> V
DH
ro
V<
DL
,
f=f
XAM
)3.2(
021031021031011021001011Am
I
3BS
rewoPeldI
tnerruCylppuS
,nepOstuptuO,detceleSeciveD
NEC >
V
HI
V,
DD
,.xaM=
V
NI
> V
DH
ro<V
DL
f=f,
XAM
)3,2(
0454045404540454Am
22lbt5784
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P25

71V2556S150PFG

Mfr. #:
Buy 71V2556S150PFG
Manufacturer:
IDT
Description:
SRAM 4M X36 2.5V I/O SLOW ZBT
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet