xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx
xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
P89LPC915_916_917_5 © NXP B.V. 2009. All rights reserved.
Product data sheet Rev. 05 — 15 December 2009 23 of 75
NXP Semiconductors
P89LPC915/916/917
8-bit microcontrollers with accelerated two-clock 80C51 core
Table 8. P89LPC916 special function registers
* indicates SFRs that are bit addressable.
Name Description SFR
addr.
Bit functions and addresses Reset value
MSB LSB Hex Binary
Bit address E7 E6 E5 E4 E3 E2 E1 E0
ACC* Accumulator E0H 00 0000 0000
ADCON1 ADC control register 1 97H ENBI1 ENADCI
1
TMM1 EDGE1 ADCI1 ENADC1 ADCS11 ADCS10 00 0000 0000
ADINS ADC input select A3H ADI13 ADI12 ADI11 ADI10 - - - - 00 0000 0000
ADMODA ADC mode register A C0H BNDI1 BURST1 SCC1 SCAN1 - - - - 00 0000 0000
ADMODB ADC mode register B A1H CLK2 CLK1 CLK0 - ENDAC1 - BSA1 - 00 000x 0000
AD1BH A/D_1 boundary high register C4H FF 1111 1111
AD1BL A/D_1 boundary low register BCH 00 0000 0000
AD1DAT0 A/D_1 data register 0 D5H 00 0000 0000
AD1DAT1 A/D_1 data register 1 D6H 00 0000 0000
AD1DAT2 A/D_1 data register 2 D7H 00 0000 0000
AD1DAT3 A/D_1 data register 3 F5H 00 0000 0000
AUXR1 Auxiliary function register A2H CLKLP EBRR - ENT0 SRST 0 - DPS 00 0000 00x0
Bit address F7 F6 F5 F4 F3 F2 F1 F0
B* B register F0H 00 0000 0000
BRGR0 Baud rate generator rate low BEH 00 0000 0000
BRGR1 Baud rate generator rate high BFH 00 0000 0000
BRGCON Baud rate generator control BDH - -----SBRGS BRGEN 00
[2]
xxxx xx00
CMP1 Comparator 1 control register ACH - - CE1 CP1 CN1 - CO1 CMF1 00
[1]
xx00 0000
CMP2 Comparator 2 control register ADH - - CE2 CP2 CN2 OE2 CO2 CMF2 00
[1]
xx00 0000
DIVM CPU clock divide-by-M control 95H 00 0000 0000
DPTR Data pointer (2 bytes)
DPH Data pointer high 83H 00 0000 0000
DPL Data pointer low 82H 00 0000 0000
FMADRH Program flash address high E7H 00 0000 0000
FMADRL Program flash address low E6H 00 0000 0000