MAX6872/MAX6873
EEPROM-Programmable, Hex/Quad,
Power-Supply Sequencers/Supervisors
______________________________________________________________________________________ 25
Table 15 only applies to PO5 of the MAX6872 and PO3
of the MAX6873. Write a 0 to a bit to make the PO5/PO3
output independent of the respective signal (IN_ primary
or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,
or other programmable outputs). See Table 14 for
Product 1. PO5 (MAX6872)/PO3 (MAX6873) deasserts
when Product 1 or Product 2 = 1.
Table 15. PO5 (MAX6872)/PO3 (MAX6873) Output Dependency (Product 2)
REGISTER
ADDRESS
EEPROM
MEMORY
ADDRESS
BIT OUTPUT ASSERTION CONDITIONS
[0] 1 = PO5/PO3 assertion depends on IN1 primary undervoltage threshold (Table 2).
[1] 1 = PO5/PO3 assertion depends on IN2 primary undervoltage threshold (Table 3).
[2] 1 = PO5/PO3 assertion depends on IN3 primary undervoltage threshold (Table 4).
[3] 1 = PO5/PO3 assertion depends on IN4 primary undervoltage threshold (Table 4).
[4]
1 = PO5 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4).
Must be set to 0 for the MAX6873.
[5]
1 = PO5 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4).
Must be set to 0 for the MAX6873.
[6] 1 = PO5/PO3 assertion depends on watchdog 1 (Tables 25 and 26).
27h 8027h
[7] 1 = PO5/PO3 assertion depends on watchdog 2 (Tables 25 and 26).
[0] 1 = P O5/P O3 asser ti on d ep end s on IN 1 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 2) .
[1] 1 = P O5/P O3 asser ti on d ep end s on IN 2 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 3) .
[2] 1 = P O5/P O3 asser ti on d ep end s on IN 3 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 4) .
[3] 1 = P O5/P O3 asser ti on d ep end s on IN 4 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 4) .
[4]
1 = PO5 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage
threshold (Table 4). Must be set to 0 for the MAX6873.
[5]
1 = PO5 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage
threshold (Table 4). Must be set to 0 for the MAX6873.
[6] 1 = PO5/PO3 assertion depends on GPI1 (Table 5).
28h 8028h
[7] 1 = PO5/PO3 assertion depends on GPI2 (Table 5).
[0] 1 = PO5/PO3 assertion depends on GPI3 (Table 5).
[1] 1 = PO5/PO3 assertion depends on GPI4 (Table 5).
[2] 1 = P O5 ( M AX 6872 onl y) asser ti on d ep end s on P O1 ( Tab l e 8) . M ust b e set to 0 for the M AX 6873.
[3] 1 = P O5 ( M AX 6872 onl y) asser ti on d ep end s on P O2 ( Tab l e 9) . M ust b e set to 0 for the M AX 6873.
[4] 1 = PO5/PO3 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
[5] 1 = PO5/PO3 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
[6] 1 = PO5/PO3 assertion depends on PO6 (MAX6872)/PO4 (MAX6873) (Tables 16 and 17).
29h 8029h
[7] 1 = PO5/PO3 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
3Bh 803Bh [4] 1 = P O5 ( M AX 6872 onl y) asser ti on d ep end s on P O8 ( Tab l e 19) . M ust b e set to 0 for the M AX 6873.
40h 8040h [4] 1 = PO5/PO3 asserts when MR = low (Table 6).
MAX6872/MAX6873
EEPROM-Programmable, Hex/Quad,
Power-Supply Sequencers/Supervisors
26 ______________________________________________________________________________________
Table 16. PO6 (MAX6872)/PO4 (MAX6873) Output Dependency (Product 1)
REGISTER
ADDRESS
EEPROM
MEMORY
ADDRESS
BIT OUTPUT ASSERTION CONDITIONS
[0] 1 = PO6/PO4 assertion depends on IN1 primary undervoltage threshold (Table 2).
[1] 1 = PO6/PO4 assertion depends on IN2 primary undervoltage threshold (Table 3).
[2] 1 = PO6/PO4 assertion depends on IN3 primary undervoltage threshold (Table 4).
[3] 1 = PO6/PO4 assertion depends on IN4 primary undervoltage threshold (Table 4).
[4]
1 = PO6 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4).
Must be set to 0 for the MAX6873.
[5]
1 = PO6 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4).
Must be set to 0 for the MAX6873.
[6] 1 = PO6/PO4 assertion depends on watchdog 1 (Tables 25 and 26).
2Bh 802Bh
[7] 1 = PO6/PO4 assertion depends on watchdog 2 (Tables 25 and 26).
[0] 1 = P O6/P O4 asser ti on d ep end s on IN 1 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 2) .
[1] 1 = P O6/P O4 asser ti on d ep end s on IN 2 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 3) .
[2] 1 = P O6/P O4 asser ti on d ep end s on IN 3 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 4) .
[3] 1 = P O6/P O4 asser ti on d ep end s on IN 4 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 4) .
[4]
1 = PO6 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage
threshold (Table 4). Must be set to 0 for the MAX6873.
[5]
1 = PO6 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage
threshold (Table 4). Must be set to 0 for the MAX6873.
[6] 1 = PO6/PO4 assertion depends on GPI1 (Table 5).
2Ch 802Ch
[7] 1 = PO6/PO4 assertion depends on GPI2 (Table 5).
[0] 1 = PO6/PO4 assertion depends on GPI3 (Table 5).
[1] 1 = PO6/PO4 assertion depends on GPI4 (Table 5).
[2] 1 = P O6 ( M AX 6872 onl y) asser ti on d ep end s on P O1 ( Tab l e 8) . M ust b e set to 0 for the M AX 6873.
[3] 1 = P O6 ( M AX 6872 onl y) asser ti on d ep end s on P O2 ( Tab l e 9) . M ust b e set to 0 for the M AX 6873.
[4] 1 = PO6/PO4 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
[5] 1 = PO6/PO4 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
[6] 1 = PO6/PO4 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
2Dh 802Dh
[7] 1 = PO6/PO4 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
31h 8031h [0] 1 = P O6 ( M AX 6872 onl y) asser ti on d ep end s on P O8 ( Tab l e 19) . M ust b e set to 0 for the M AX 6873.
40h 8040h [5] 1 = PO6/PO4 asserts when MR = low (Table 6).
Table 16 only applies to PO6 of the MAX6872 and PO4
of the MAX6873. Write a 0 to a bit to make the PO6/PO4
output independent of the respective signal (IN_ primary
or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,
or other programmable outputs). See Table 17 for
Product 2. PO6 (MAX6872)/PO4 (MAX6873) deasserts
when Product 1 or Product 2 = 1.
MAX6872/MAX6873
EEPROM-Programmable, Hex/Quad,
Power-Supply Sequencers/Supervisors
______________________________________________________________________________________ 27
Table 17 only applies to PO6 of the MAX6872 and PO4
of the MAX6873. Write a 0 to a bit to make the PO6/PO4
output independent of the respective signal (IN_ primary
or secondary thresholds, WD1 or WD2, GPI1–GPI4, MR,
or other programmable outputs). See Table 16 for
Product 1. PO6 (MAX6872)/PO4 (MAX6873) deasserts
when Product 1 or Product 2 = 1.
Table 17. PO6 (MAX6872)/PO4 (MAX6873) Output Dependency (Product 2)
REGISTER
ADDRESS
EEPROM
MEMORY
ADDRESS
BIT OUTPUT ASSERTION CONDITIONS
[0] 1 = PO6/PO4 assertion depends on IN1 primary undervoltage threshold (Table 2).
[1] 1 = PO6/PO4 assertion depends on IN2 primary undervoltage threshold (Table 3).
[2] 1 = PO6/PO4 assertion depends on IN3 primary undervoltage threshold (Table 4).
[3] 1 = PO6/PO4 assertion depends on IN4 primary undervoltage threshold (Table 4).
[4]
1 = PO6 (MAX6872 only) assertion depends on IN5 primary undervoltage threshold (Table 4).
Must be set to 0 for the MAX6873.
[5]
1 = PO6 (MAX6872 only) assertion depends on IN6 primary undervoltage threshold (Table 4).
Must be set to 0 for the MAX6873.
[6] 1 = PO6/PO4 assertion depends on watchdog 1 (Tables 25 and 26).
2Eh 802Eh
[7] 1 = PO6/PO4 assertion depends on watchdog 2 (Tables 25 and 26).
[0] 1 = P O6/P O4 asser ti on d ep end s on IN 1 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 2) .
[1] 1 = P O6/P O4 asser ti on d ep end s on IN 2 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 3) .
[2] 1 = P O6/P O4 asser ti on d ep end s on IN 3 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 4) .
[3] 1 = P O6/P O4 asser ti on d ep end s on IN 4 second ar y und er vol tag e/over vol tag e thr eshol d ( Tab l e 4) .
[4]
1 = PO6 (MAX6872 only) assertion depends on IN5 secondary undervoltage/overvoltage
threshold (Table 4). Must be set to 0 for the MAX6873.
[5]
1 = PO6 (MAX6872 only) assertion depends on IN6 secondary undervoltage/overvoltage
threshold (Table 4). Must be set to 0 for the MAX6873.
[6] 1 = PO6/PO4 assertion depends on GPI1 (Table 5).
2Fh 802Fh
[7] 1 = PO6/PO4 assertion depends on GPI2 (Table 5).
[0] 1 = PO6/PO4 assertion depends on GPI3 (Table 5).
[1] 1 = PO6/PO4 assertion depends on GPI4 (Table 5).
[2] 1 = P O6 ( M AX 6872 onl y) asser ti on d ep end s on P O1 ( Tab l e 8) . M ust b e set to 0 for the M AX 6873.
[3] 1 = P O6 ( M AX 6872 onl y) asser ti on d ep end s on P O2 ( Tab l e 9) . M ust b e set to 0 for the M AX 6873.
[4] 1 = PO6/PO4 assertion depends on PO3 (MAX6872)/PO1 (MAX6873) (Tables 10 and 11).
[5] 1 = PO6/PO4 assertion depends on PO4 (MAX6872)/PO2 (MAX6873) (Tables 12 and 13).
[6] 1 = PO6/PO4 assertion depends on PO5 (MAX6872)/PO3 (MAX6873) (Tables 14 and 15).
30h 8030h
[7] 1 = PO6/PO4 assertion depends on PO7 (MAX6872)/PO5 (MAX6873) (Table 18).
3Bh 803Bh [5] 1 = P O6 ( M AX 6872 onl y) asser ti on d ep end s on P O8 ( Tab l e 19) . M ust b e set to 0 for the M AX 6873.
40h 8040h [5] 1 = PO6/PO4 asserts when MR = low (Table 6).

MAX6873ETJ+

Mfr. #:
Manufacturer:
Maxim Integrated
Description:
Supervisory Circuits EEPROM-Prog Quad Power-Sup Sequencer
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet