xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx xxxxx
xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x
xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx
xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx
LPC2377_78 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved.
Product data sheet Rev. 6.1 — 16 October 2013 50 of 69
NXP Semiconductors
LPC2377/78
Single-chip 16-bit/32-bit microcontrollers
11.5 Static external memory interface
[1] V
OH
= 2.5 V, V
OL
= 0.2 V.
[2] V
IH
= 2.5 V, V
IL
= 0.5 V.
[3] T
cy(CCLK)
=
1
⁄
CCLK
.
[4] Latest of address valid, CS
LOW, OE LOW to data valid.
[5] Earliest of CS
HIGH, OE HIGH, address change to data invalid.
Table 13. Dynamic characteristics: Static external memory interface
C
L
=30pF, T
amb
=
40
C to 85
C, V
DD(DCDC)(3V3)
= V
DD(3V3)
= 3.0 V to 3.6 V
Symbol Parameter Conditions Min Typ Max Unit
Common to read and write cycles
[1]
t
CSLAV
CS LOW to address valid
time
0.29 0.20 2.54 ns
Read cycle parameters
[1][2]
t
OELAV
OE LOW to address valid
time
0.29 0.20 2.54 ns
t
CSLOEL
CS LOW to OE LOW time 0.78 + T
cy(CCLK)
WAITOEN 0 + T
cy(CCLK)
WAITOEN 0.49 + T
cy(CCLK)
WAITOEN ns
t
am
memory access time
[3][4]
(WAITRD WAITOEN + 1)
T
cy(CCLK)
12.70
(WAITRD WAITOEN + 1)
T
cy(CCLK)
9.57
(WAITRD WAITOEN + 1)
T
cy(CCLK)
8.11
ns
t
h(D)
data input hold time
[5]
0--ns
t
CSHOEH
CS HIGH to OE HIGH time 0.49 0 0.20 ns
t
OEHANV
OE HIGH to address invalid
time
0.20 0.20 2.44 ns
t
OELOEH
OE LOW to OE HIGH time 0.59 + (WAITRD
WAITOEN + 1) T
cy(CCLK)
0 + (WAITRD WAITOEN +
1) T
cy(CCLK)
0.10 + (WAITRD
WAITOEN + 1) T
cy(CCLK)
Write cycle parameters
[1]
t
CSLBLSL
CS LOW to BLS LOW time 0.88 + T
cy(CCLK)
(1 +
WAITWEN)
0.10 + T
cy(CCLK)
(1 +
WAITWEN)
0.20 + T
cy(CCLK)
(1 +
WAITWEN)
ns
t
BLSLDV
BLS LOW to data valid time 0.68 2.54 5.86 ns
t
CSLDV
CS LOW to data valid time 0 2.64 4.79 ns
t
BLSLBLSH
BLS LOW to BLS HIGH
time
[3]
0.78 + T
cy(CCLK)
(WAITWR WAITWEN + 1)
0 + T
cy(CCLK)
(WAITWR
WAITWEN + 1)
0.10 + T
cy(CCLK)
(WAITWR WAITWEN + 1)
ns
t
BLSHANV
BLS HIGH to address
invalid time
[3]
0 + T
cy(CCLK)
0.20 + T
cy(CCLK)
2.74 + T
cy(CCLK)
ns
t
BLSHDNV
BLS HIGH to data invalid
time
[3]
0.78 2.54 5.96 ns
