SPI Interface, 1 Ω R
ON
, ±5 V, 12 V, 5 V,
3.3 V, Mux Configurable, Quad SPST Switch
Data Sheet
ADGS1612
Rev. 0 Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2018 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
SPI interface with error detection
Includes CRC, invalid read/write address, and SCLK count
error detection
Supports burst mode and daisy-chain mode
Industry-standard SPI Mode 0 and SPI Mode 3 interface
compatible
Guaranteed break-before-make switching allowing external
wiring of switches to deliver multiplexer configurations
1 Ω typical on resistance at 25°C
0.23 Ω typical on resistance flatness at 25°C
V
SS
to V
DD
analog signal range
Fully specified at ±5 V, 12 V, 5 V, and 3.3 V
±3.3 V to ±8 V dual-supply operation
3.3 V to 16 V single-supply operation
1.8 V logic compatibility with 2.7 V ≤ V
L
≤ 3.3 V
4 mm × 4 mm, 24-lead LFCSP package
APPLICATIONS
Communication systems
Medical systems
Audio and video signal routing
Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Relay replacements
FUNCTIONAL BLOCK DIAGRAM
SDO
D4S4
D3S3
D2S2
D1S1
SPI
INTERFACE
SCLK
SDI CS RESET/V
L
ADGS1612
16054-001
Figure 1.
GENERAL DESCRIPTION
The ADGS1612 contains four independent single-pole/single-
throw (SPST) switches. A serial peripheral interface (SPI) controls
the switches. The SPI interface has robust error detection features,
including cyclic redundancy check (CRC) error detection,
invalid read/write address detection, and serial clock (SCLK)
count error detection.
It is possible to daisy-chain multiple ADGS1612 devices together.
Daisy-chaining enables the configuration of multiple devices with a
minimal amount of digital lines. The ADGS1612 can also operate
in burst mode to decrease the time between SPI commands.
Each switch conducts equally well in both directions when on, and
each switch has an input signal range that extends to the supplies.
In the off condition, signal levels up to the supplies are blocked.
The ultralow on resistance (R
ON
) of these switches make them
ideal solutions for data acquisition and gain switching
applications where low R
ON
and low distortion are critical. The
R
ON
profile is very flat over the full analog input range, ensuring
excellent linearity and low distortion when switching audio
signals. The ADGS1612 exhibits break-before-make switching
action for use in multiplexer applications. Note that throughout
this data sheet, the multifunction pin,
RESET
/V
L
, is referred to
either by the entire pin name or by a single function of the pin,
for example, V
L
, when only that function is relevant.
PRODUCT HIGHLIGHTS
1. The SPI interface removes the need for parallel conversion
and logic traces and reduces general-purpose input/output
(GPIO) channel count.
2. Daisy-chain mode removes additional logic traces when
multiple devices are used.
3. CRC, invalid read/write address, and SCLK count error
detection ensure a robust digital interface.
4. CRC error detection capabilities allow the use of the
ADGS1612 in safety critical systems.
5. Guaranteed break-before-make switching allows the use of
the ADGS1612 in multiplexer configurations with external
wiring.
6. Minimum distortion.