ZL30241 Data Sheet
26
Microsemi Corporation
12 force_reset1 Toggle this bit to 1 to reset PLL1
This signal forces a reset cycle that generates synchronization pulses for
the outputs of PLL1.
11 decline1 Reserved
10 rational_mode1 See description for PLL1_configure_1 bits 39:4
9:0 modulus1[15:6] See description for PLL1_configure_1 bits 39:4
Register_Address: 0x8
Register Name: Reserved
Default Value: 0x0000000000
Type: R
Bit Field Function Name Description
39:4 Reserved Leave as default
3:0 Reserved Leave as default
Register_Address: 0x9
Register Name: Reserved
Default Value: 0x0000000000
Type: R
Bit Field Function Name Description
39:37 Reserved Leave as default
36:32 Reserved Leave as default
31:29 Reserved Leave as default
28:24 Reserved Leave as default
23 Reserved Leave as default
22:21 Reserved Leave as default
20:16 Reserved Leave as default
15 Reserved Leave as default
Register_Address: 0x7
Register Name: PLL1_config2
Default Value: 0x0000000000
Type: R/W
Bit Field Function Name Description