2015-2016 Microchip Technology Inc. DS20005382C-page 31
MCP9902/3/4
REGISTER 5-20: DIODE FAULT MASK – DIODE FAULT MASK REGISTER (ADDRESS 1FH)
U-0 U-0 U-0 U-0 RW-0 RW-0 RW-0 RW-0
— — — — E3MSK E2MSK E1MSK INTMSK
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as 0
-n = Value at POR ‘1’ = bit is set ‘0’ = Bit is cleared x = Bit in unknown
7-4 Unimplemented: Read as ‘0’
3 E3MASK: Masks the ALERT
/THERM2 pin from asserting when the External Diode 3 channel is out of
limit or reports a diode fault.
1 = The External Diode 3 channel will not cause the ALERT
/THERM2 pin to be asserted if it is out of
limit or reports a diode fault.
0 = The External Diode 3 channel will cause the ALERT/THERM2 pin to be asserted if it is out of limit
or reports a diode fault.
2 E2MASK: Masks the ALERT
/THERM2 pin from asserting when the External Diode 2 channel is out of
limit or reports a diode fault.
1 = The External Diode 2 channel will not cause the ALERT
/THERM2 pin to be asserted if it is out of
limit or reports a diode fault.
0 = The External Diode 2 channel will cause the ALERT/THERM2 pin to be asserted if it is out of limit
or reports a diode fault.
1 E1MASK: Masks the ALERT
/THERM2 pin from asserting when the External Diode 1 channel is out of
limit or reports a diode fault.
1 = The External Diode 1 channel will not cause the ALERT
/THERM2 pin to be asserted if it is out of
limit or reports a diode fault.
0 = The External Diode 1 channel will cause the ALERT/THERM2 pin to be asserted if it is out of limit
or reports a diode fault.
0 INTMASK: Masks the ALERT
/THERM2 pin from asserting when the Internal Diode temperature is out
of limit.
1 = The Internal Diode channel will not cause the ALERT
/THERM2 pin to be asserted if it is out of
limit.
0 = The Internal Diode channel will cause the ALERT/THERM2 pin to be asserted if it is out of limit.