Si5017
16 Rev. 1.2
Figure 10. Input Termination for REFCLK (ac coupled)
Figure 11. Input Termination for DIN (ac coupled)
Clock source
Si5017
0.1 µF
0.1 µF
Zo = 50
Zo = 50
RFCLK +
RFCLK –
2.5 k
2.5 k10 k
10 k
100
GND
2.5 V (±5%)
TIA
Si5017
0.1 µF
0.1 µF
Zo = 50
Zo = 50
DIN+
DIN–
5 k50
GND
7.5 k50
2.5 V (±5%)
Si5017
Rev. 1.2 17
Figure 12. Single-Ended Input Termination for REFCLK (ac coupled)
Figure 13. Single-Ended Input Termination for DIN (ac coupled)
0.1 µF
Clock
source
Si5017
0.1 µFZo = 50
RFCLK +
RFCLK –
2.5 k
2.5 k10 k
10 k
50
GND
2.5 V (±5%)
Si5017
0.1 µF Zo = 50
DIN+
DIN–
5 k50
GND
7.5 k50
100
0.1 µF
Signal
source
2.5 V
(±5%)
Si5017
18 Rev. 1.2
Differential Output Circuitry
The Si5017 utilizes a CML architecture to output both the recovered clock (CLKOUT) and data (DOUT). An
example of output termination with ac coupling is shown in Figure 14. In applications in which direct dc coupling is
possible, the 0.1 µF capacitors may be omitted. The differential peak-to-peak voltage swing of the CML
architecture is specified in Table 2 on page 7.
Figure 14. Output Termination for DOUT and CLKOUT (ac coupled)
DOUT–,
CLKOUT–
50
50
0.1 µF
0.1 µF
Zo = 50
Zo = 50
Si5017 VDD
VDD
100
100
2.5 V (±5%)
DOUT+,
CLKOUT+
2.5 V (±5%)

SI5017-BM

Mfr. #:
Manufacturer:
Silicon Labs
Description:
IC CLOCK/DATA RECOVERY 28MLP
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet