12
COMMERCIAL TEMPERATURE RANGE
IDT72V70800 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 512 x 512
TABLE 10 ” CONNECTION MEMORY BITS
NOTE:
1. If bit 13 (PC) of the corresponding connection memory location is 1 (device in processor mode), then these entire 8 bits (SAB0, CAB6 - CAB0) are output on the output channel
and stream associated with this location.
Bit Name Description
15 LPBK When 1, the RX n channel m data comes from the TX n channel m. For proper per channel loopback
(Per Channel Loopback) operations, set the delay offset register bits OFn[2:0] to zero for the streams which are in the loopback mode.
14 V/C This bit is used to select between the variable (LOW) and constant delay (HIGH) mode on a
(Variable/Constant per-channel basis.
Throughput Delay)
13 PC When 1, the contents of the connection memory are output on the corresponding output channel and stream.
(Processor Channel) Only the lower byte (bit 7 – bit 0) will be output to the TX output pins. When 0, the contents of the connection
memory are the data memory address of the switched input channel and stream.
12 CCO This bit is output on the CCO pin one channel early. The CCO bit for stream 0 is output first.
(Control Channel Output)
11 OE This bit enables the TX output drivers on a per-channel basis. When 1, the output driver functions
(Output Enable) normally. When 0, the output driver is in a high-impedance state.
10-9 Unused Must be zero for normal operation.
8,7
(1)
SAB1-0 The binary value is the number of the data stream for the source of the connection.
(Source Stream Address Bits)
6-0
(1)
CAB6-0 The binary value is the number of the channel for the source of the connection.
(Source Channel Address Bits)
1514131211109876543210
LPBK V/C PC CCO OE 0 0 SAB1 SAB0 CAB6 CAB5 CAB4 CAB3 CAB2 CAB1 CAB0