DC and AC parameters STM1404
28/36
Reset thresholds
V
RST
(9)
Reset threshold
T
V
CC
falling 3.00 3.075 3.15 V
V
CC
rising 3.00 3.085 3.17 V
S
V
CC
falling 2.85 2.925 3.00 V
V
CC
rising 2.85 2.935 3.02 V
R
V
CC
falling 2.55 2.625 2.70 V
V
CC
rising 2.55 2.635 2.72 V
t
rec
RST pulse width 140 200 280 ms
Push-button reset input
t
MLMH
t
MR
MR pulse width 100 ns
t
MLRL
t
MRD
MR to RST output
delay
60 500 ns
1. Valid for ambient operating temperature: T
A
= –40 to 85°C; V
CC
= V
RST
(max) to 3.6 V; and V
BAT
= 2.8 V (except where
noted); typical values are for 3.3 V and 25°C.
2. V
CC
supply current, logic input leakage, push-button reset functionality, PFI functionality, state of RST tested at
V
BAT
= 3.6 V, and V
CC
= 3.6 V. The state of RST and PFO is tested at V
CC
= V
CC
(min). V
BAT
is voltage measured at the
pin.
3. Tested at V
BAT
= 3.6 V, and V
CC
= 0 V.
4. Guaranteed by design.
5. The leakage current measured on the RST
, SAL, PFO, and BLD pins are tested with the output not asserted (output high
impedance).
6. When V
BAT
> V
CC
> V
SW
, V
OUT
remains connected to V
CC
until V
CC
drops below V
SW
.
7. When V
SW
> V
CC
> V
BAT
, V
OUT
remains connected to V
CC
until V
CC
drops below the battery voltage (V
BAT
) – 75 mV.
8. Maximum external capacitive load on V
REF
pin cannot exceed 1 nF.
9. The reset threshold tolerance is wider for V
CC
rising than for V
CC
falling due to the 10 mV (typ) hysteresis, which prevents
internal oscillation.
Table 6. DC and AC characteristics (continued)
Sym
Alter-
native
Description Test condition
(1)
Min Typ Max Unit
STM1404 DC and AC parameters
29/36
Figure 28. Temperature hysteresis
Table 7. Physical and environmental tamper detection levels
Sym Parameter
Test
conditions
(1)
Min Typ Max Unit
V
HV
Overvoltage trip level 4.0 4.2 4.4 V
V
LV
Undervoltage trip level 1.9 2.0 2.1 V
SAL
propagation delay time
(after over/under voltage detection)
V
HV
+ 200 mV or
V
LV
– 200 mV
25 50 µs
V
HTP
Trip point for NH physical tamper
input pins (TP
1
or TP
3
)
V
OUT
- 1.3
(2)
V
OUT
- 0.3
(2)
V
V
LTP
Trip point for NL physical tamper
input pins (TP
2
or TP
4
)
0.3 1.0 V
SAL
propagation delay time
(3)
(after physical tamper pin
detection)
V
HTP
=
V
OUT
/V
TPU
;
V
LTP
= V
SS
V
DD
= 3.6
30 50 µs
Physical tamper input (TP
X
) glitch
immunity
15 µs
T
H
Factory-programmed I
OUT
= 0 mA
–5 80, 85, 95 +5 °C
T
L
–5 –25, –35 +5 °C
T
HYST
Temperature hysteresis 10 °C
1. Valid for ambient operating temperature: T
A
= –40 to 85°C; V
CC
= V
LV
to V
HV
(except where noted). All physical and
environmental tamper functions are operational across the full temperature alarm range for STM1404.
2. In the case of STM1404A, physical tamper input pins (TP
X
) are referenced to V
OUT
(pin 12). In the case of STM1404B or
C, TP
X
are referenced to V
TPU
pin (pin 9).
3. V
CC
= V
RST
(max) to 3.6 V
AI11147b
SAL
T
H
Temperature
T
HYST(High)
T
HYST(Low)
T
L
Package mechanical data STM1404
30/36
8 Package mechanical data
In order to meet environmental requirements, ST offers these devices in ECOPACK
®
packages. These packages have a Lead-free second level interconnect. The category of
second Level Interconnect is marked on the package and on the inner box label, in
compliance with JEDEC Standard JESD97.
The maximum ratings related to soldering conditions are also marked on the inner box label.
ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.
Figure 29. QFN16 – 16-lead, quad, flat package, no lead, 3 x 3 mm body size, outline
Note: Drawing is not to scale.
A3
A
A1
e
K
K
b
Ch
D2
E2
L
E
D
1
2
ddd
3
QFN16-A
C

STM1404ATOHQ6F

Mfr. #:
Manufacturer:
STMicroelectronics
Description:
Supervisory Circuits 3V FIPS 140 Security supervisor
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union