SL811HS
Document Number: 38-08008 Rev. *H Page 22 of 39
USB Host Controller Pins Description
The SL811HST-AXC is packaged in a 48-pin TQFP. These devices require a 3.3 VDC power source and an external 12 or 48 MHz
crystal or clock..
Table 34. Pin and Signal Description for Pins
48-Pin TQFP
AXC Pin No.
Pin Type Pin Name Pin Description
1 NC NC No connection.
2 NC NC No connection.
3INnWRWrite Strobe Input. An active LOW input used with nCS to write to
registers/data memory.
4INnCSActive LOW 48-Pin TQFP Chip select. Used with nRD and nWr when
accessing the 48-Pin TQFP.
5
[11]
IN CM Clock Multiply. Select 12 MHz/48 MHz Clock Source.
6 VDD1 +3.3 VDC Power for USB Transceivers. V
DD1
may be connected to V
DD
.
7 BIDIR DATA + USB Differential Data Signal HIGH Side.
8 BIDIR DATA - USB Differential Data Signal LOW Side.
9 GND USB GND Ground Connection for USB.
10 NC NC No connection.
11 NC NC No connection.
12 NC NC No connection.
13 NC NC No connection.
14 NC NC No connection.
15
[12]
VDD +3.3 VDC Device V
DD
Power.
16 IN CLK/X1 Clock or External Crystal X1 connection. The X1/X2 Clock requires external
12 or 48 MHz matching crystal or clock source.
17 OUT X2 External Crystal X2 connection.
18 IN nRST Device active low reset input.
19 OUT INTRQ Active HIGH Interrupt Request output to external controller.
20 GND GND Device Ground.
21 BIDIR D0 Data 0. Microprocessor Data/Address Bus.
22 NC NC No connection.
23 NC NC No connection.
24 NC NC No connection.
25 NC NC No connection.
26 NC NC No connection.
27 BIDIR D1 Data 1. Microprocessor Data/Address Bus.
28 BIDIR D2 Data 2. Microprocessor Data/Address Bus.
29 BIDIR D3 Data 3. Microprocessor Data/Address Bus.
30 GND GND Device Ground.
31 BIDIR D4 Data 4. Microprocessor Data/Address Bus.
32 BIDIR D5 Data 5. Microprocessor Data/Address Bus.
Notes
11. The CM Clock Multiplier pin must be tied HIGH for a 12 MHz clock source and tied to ground for a 48 MHz clock source.
12. VDD can be derived from the USB supply. See Figure 5 on page 21.
SL811HS
Document Number: 38-08008 Rev. *H Page 23 of 39
Figure 6. Package Markings (48-Pin TQFP)
YYWW = Date code
XXXX = Product code
X.X = Silicon revision number
33 BIDIR D6 Data 6. Microprocessor Data/Address Bus.
34 NC NC No connection.
35 NC NC No connection.
36 NC NC No connection.
37 NC NC No connection.
38 NC NC No connection.
39 BIDIR D7 Data 7. Microprocessor Data/Address Bus.
40 IN M/S Master/Slave Mode Select. ’1’ selects Slave. ’0’ = Master.
41 VDD +3.3 VDC Device V
DD
Power.
42
[14]
IN A0 A0 = ’0’. Selects address pointer. Register A0 = ’1’. Selects data buffer or
register.
43 IN nDACK DMA Acknowledge. An active LOW input used to interface to an external
DMA controller. DMA is enabled only in slave mode. In host mode, the pin
should be tied HIGH (logic ’1’).
44 OUT nDRQ DMA Request. An active LOW output used with an external DMA controller.
nDRQ and nDACK form the handshake for DMA data transfers. In host
mode, leave the pin unconnected.
45 IN nRD Read Strobe Input. An active LOW input used with nCS to read
registers/data memory.
46 NC NC No connection.
47 NC NC No connection.
48 NC NC No connection.
Table 34. Pin and Signal Description for Pins
48-Pin TQFP
AXC Pin No.
Pin Type Pin Name Pin Description
Notes
13. VDD can be derived from the USB supply. Figure 5 on page 21 shows a simple method to provide 3.3 V/30 mA. Another option is to use a Torex Semiconductor,
Ltd. 3.3 V SMD regulator (part number XC62HR3302MR).
14. The A0 Address bit is used to access address register or data registers in I/O Mapped or Memory Mapped applications.
Part Number
YYWW-X.X
XXXX
SL811HS
Document Number: 38-08008 Rev. *H Page 24 of 39
Electrical Specifications
Absolute Maximum Ratings
This section lists the absolute maximum ratings of the SL811HS. Exceeding maximum ratings may shorten the useful life of the device.
User guidelines are not tested..
Recommended Operating Condition
External Clock Input Characteristics (X1)
Description Condition
Storage Temperature –40°C to 125°C
Voltage on any pin with respect to ground –0.3 V to 6.0 V
Power Supply Voltage (V
DD
) 4.0 V
Power Supply Voltage (V
DD1
) 4.0 V
Lead Temperature (10 seconds) 180°C
Parameter Min Typical Max
Power Supply Voltage, VDD 3.0 V 3.3 V 3.45 V
Power Supply Voltage, VDD1 3.0 V 3.45 V
Operating Temperature 0°C 65°C
Crystal Requirements,
(X1, X2)
Min Typical Max
Operating Temperature Range 0°C 65°C
Parallel Resonant Frequency 48 MHz
Frequency Drift over Temperature ±50 ppm
Accuracy of Adjustment ±30 ppm
Series Resistance 100 Ohms
Shunt Capacitance 3 pF 6 pF
Load Capacitance 20 pF
Drive Level 20 W 5 mW
Mode of Vibration Third Overtone
[15]
Parameter Min Typical Max
Clock Input Voltage at X1 (X2 Open) 1.5 V
Clock Frequency
[16]
48 MHz
Notes
15. Fundamental mode for 12 MHz Crystal.
16. The SL811HS can use a 12 MHz Clock Source.

SL811HST-AXC

Mfr. #:
Manufacturer:
Cypress Semiconductor
Description:
USB Interface IC 256B HOST COM
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet