P89LPC914FDH,129 Datasheet P89LPC914FDH,129, P89LPC913FDH,129, P89LPC912FDH,129 | P16-P18

Product data sheet Rev. 05 — 28 September 2007 16 of 66

NXP Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

8. Functional description

Remark: Please refer to the P89LPC912/913/914

User manual

for a more detailed

functional description.

8.1 Special function registers

Remark: SFR accesses are restricted in the following ways:

• User must not attempt to access any SFR locations not deﬁned.

• Accesses to any deﬁned SFR locations must be strictly for the functions for the SFRs.

• SFR bits labeled ‘-’, ‘0’ or ‘1’ can only be written and read as follows:

– ‘-’ Unless otherwise speciﬁed, must be written with ‘0’, but can return any value

when read (even if it was written with ‘0’). It is a reserved bit and may be used in

future derivatives.

– ‘0’ must be written with ‘0’, and will return a ‘0’ when read.

– ‘1’ must be written with ‘1’, and will return a ‘1’ when read.

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx

xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx

Product data sheet Rev. 05 — 28 September 2007 17 of 66

NXP Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

Table 7. P89LPC912 Special function registers

* indicates SFRs that are bit addressable.

Name Description SFR

addr.

Bit functions and addresses Reset value

MSB LSB Hex Binary

Bit address E7 E6 E5 E4 E3 E2 E1 E0

ACC* Accumulator E0H 00 0000 0000

AUXR1 Auxiliary function register A2H CLKLP - - ENT0 SRST 0 - DPS 00

[1]

0000 00x0

Bit address F7 F6 F5 F4 F3 F2 F1 F0

B* B register F0H 00 0000 0000

CMP1 Comparator 1 control register ACH - - CE1 - CN1 OE1 CO1 CMF1 00

[1]

xx00 0000

CMP2 Comparator 2 control register ADH - - CE2 - CN2 - CO2 CMF2 00

[1]

xx00 0000

DIVM CPU clock divide-by-M

control

95H 00 0000 0000

DPTR Data pointer (2 bytes)

DPH Data pointer high 83H 00 0000 0000

DPL Data pointer low 82H 00 0000 0000

FMADRH Program ﬂash address high E7H ------ 000000 0000

FMADRL Program ﬂash address low E6H 00 0000 0000

FMCON Program ﬂash control (Read) E4H BUSY - - - HVA HVE SV OI 70 0111 0000

Program ﬂash control (Write) FMCMD.

FMCMD.

FMDATA Program ﬂash data E5H 00 0000 0000

Bit address AF AE AD AC AB AA A9 A8

IEN0* Interrupt enable 0 A8H EA EWDRT EBO - ET1 - ET0 - 00 0000 0000

Bit address EF EE ED EC EB EA E9 E8

IEN1* Interrupt enable 1 E8H ----ESPI EC EKBI - 00

[1]

00x0 0000

Bit address BF BE BD BC BB BA B9 B8

IP0* Interrupt priority 0 B8H - PWDRT PBO - PT1 - PT0 - 00

[1]

x000 0000

IP0H Interrupt priority 0 high B7H - PWDRT

PBOH - PT1H - PT0H - 00

[1]

x000 0000

Bit address FF FE FD FC FB FA F9 F8

IP1* Interrupt priority 1 F8H ----PSPI PC PKBI - 00

[1]

00x0 0000

IP1H Interrupt priority 1 high F7H ----PSPIH PCH PKBIH - 00

[1]

00x0 0000

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx

xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx

Product data sheet Rev. 05 — 28 September 2007 18 of 66

NXP Semiconductors

P89LPC912/913/914

8-bit microcontrollers with two-clock 80C51 core

KBCON Keypad control register 94H ------PATN

_SEL

KBIF 00

[1]

xxxx xx00

KBMASK Keypad interrupt mask

86H 00 0000 0000

KBPATN Keypad pattern register 93H FF 1111 1111

Bit address 87 86 85 84 83 82 81 80

P0* Port 0 80H CMP1/

KB6

CMPREF

/ KB5

CIN1A/

KB4

CIN2A/

KB2

[1]

Bit address 97 96 95 94 93 92 91 90

P1* Port 1 90H

RST T0

[1]

Bit address A7 A6 A5 A4 A3 A2 A1 A0

P2* Port 2 A0H SPICLK

SS MISO MOSI

[1]

Bit address B7 B6 B5 B4 B3 B2 B1 B0

P3* Port 3 B0H XTAL1 XTAL2

[1]

P0M1 Port 0 output mode 1 84H (P0M1.6) (P0M1.5) (P0M1.4) (P0M1.2) FF 1111 1111

P0M2 Port 0 output mode 2 85H (P0M2.6) (P0M2.5) (P0M2.4) (P0M2.2) 00 0000 0000

P1M1 Port 1 output mode 1 91H (P1M1.2) D3

[1]

11x1 xx11

P1M2 Port 1 output mode 2 92H (P1M2.2) - 00

[1]

00x0 xx00

P2M1 Port 2 output mode 1 A4H (P2M1.5) (P2M1.4) (P2M1.3) (P2M1.2) FF 1111 1111

P2M2 Port 2 output mode 2 A5H (P2M2.5) (P2M2.4) (P2M2.3) (P2M2.2) 00 0000 0000

P3M1 Port 3 output mode 1 B1H (P3M1.1) (P3M1.0) 03

[1]

xxxx xx11

P3M2 Port 3 output mode 2 B2H (P3M2.1) (P3M2.0) 00

[1]

xxxx xx00

PCON Power control register 87H - - BOPD BOI GF1 GF0 PMOD1 PMOD0 00 0000 0000

PCONA Power control register A B5H RTCPD - VCPD - - SPPD - - 00

[1]

0000 0000

Bit address D7 D6 D5 D4 D3 D2 D1 D0

PSW* Program status word D0H CY AC F0 RS1 RS0 OV F1 P 00 0000 0000

PT0AD Port 0 digital input disable F6H - - PT0AD.5 PT0AD.4 - PT0AD.2 - - 00 xx00 000x

RSTSRC Reset source register DFH - - BOF POF - R_WD R_SF R_EX

[2]

RTCCON Real-time clock control D1H RTCF RTCS1 RTCS0 - - - ERTC RTCEN 60

[1][5]

011x xx00

RTCH Real-time clock register high D2H 00

[5]

0000 0000

Table 7. P89LPC912 Special function registers

…continued

* indicates SFRs that are bit addressable.

Name Description SFR

addr.

Bit functions and addresses Reset value

MSB LSB Hex Binary

P1-P3 P4-P6 P7-P9 P10-P12 P13-P15 P16-P18 P19-P21 P22-P24 P25-P27 P28-P30 P31-P33 P34-P36 P37-P39 P40-P42 P43-P45 P46-P48 P49-P51 P52-P54 P55-P57 P58-P60 P61-P63 P64-P66

P89LPC914FDH,129

Mfr. #:

Buy P89LPC914FDH,129

Manufacturer:

NXP Semiconductors

Description:

IC MCU 8BIT 1KB FLASH 14TSSOP

Lifecycle:

New from this manufacturer.

Delivery:

DHL FedEx Ups TNT EMS

Payment:

T/T Paypal Visa MoneyGram Western Union

P89LPC914FDH,129

P89LPC914FDH,129

Products related to this Datasheet