OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

5X2503-000NDGI

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27P28-P30
16©2017 Integrated Device Technology, Inc December 18, 2017
5X2503 Datasheet
SMBus Table Byte 3: PLL3 M Divider
SMBus Table Byte 4: PLL3 N Divider
SMBus Table Byte 5: PLL3 Loop Filter Setting and N Divider 10:8
Byte 03h Name Control Function Type 0 1 PWD
Bit 7 PLL3_MDIV1 PLL3 source clock divider R/W disable M DIV1 bypadd divider (/1) 0
Bit 6 PLL3_MDIV2 PLL3 source clock divider R/W disable M DIV2 bypadd divider (/2) 0
Bit 5 PLL3 M_DIV[5] PLL3 reference integer divider R/W
3–64, default is 26
0
Bit 4 PLL3 M_DIV[4] PLL3 reference integer divider R/W 1
Bit 3 PLL3 M_DIV[3] PLL3 reference integer divider R/W 1
Bit 2 PLL3 M_DIV[2] PLL3 reference integer divider R/W 0
Bit 1 PLL3 M_DIV[1] PLL3 reference integer divider R/W 1
Bit 0 PLL3 M_DIV[0] PLL3 reference integer divider R/W 0
Byte 04h Name Control Function Type 0 1 PWD
Bit 7 PLL3 N_DIV[7] PLL3 VCO feedback integer divider bit7 R/W
12–2048, default VCO setting is
480MHz
1
Bit 6 PLL3 N_DIV[6] PLL3 VCO feedback integer divider bit6 R/W 1
Bit 5 PLL3 N_DIV[5] PLL3 VCO feedback integer divider bit5 R/W 1
Bit 4 PLL3 N_DIV[4] PLL3 VCO feedback integer divider bit4 R/W 0
Bit 3 PLL3 N_DIV[3] PLL3 VCO feedback integer divider bit3 R/W 0
Bit 2 PLL3 N_DIV[2] PLL3 VCO feedback integer divider bit2 R/W 0
Bit 1 PLL3 N_DIV[1] PLL3 VCO feedback integer divider bit1 R/W 0
Bit 0 PLL3 N_DIV[0] PLL3 VCO feedback integer divider bit0 R/W 0
Byte 05h Name Control Function Type 0 1 PWD
Bit 7 PLL3_R100K PLL3 Loop filter resister 100kΩ R/W bypass plus 100kΩ 0
Bit 6 PLL3_R50K PLL3 Loop filter resister 50kΩ R/W bypass plus 50kΩ 0
Bit 5 PLL3_R25K PLL3 Loop filter resister 25kΩ R/W bypass plus 25kΩ 0
Bit 4 PLL3_R12.5K PLL3 Loop filter resister 12.5kΩ R/W bypass plus 12.5kΩ 1
Bit 3 PLL3_R6K PLL3 Loop filter resister 6kΩ R/W bypass only 6kΩ applied 0
Bit 2 PLL3 N_DIV[10] PLL3 VCO feedback integer divider bit10 R/W
12–2048, default VCO setting is
480MHz
0
Bit 1 PLL3 N_DIV[9] PLL3 VCO feedback integer divider bit9 R/W 0
Bit 0 PLL3 N_DIV[8] PLL3 VCO feedback integer divider bit8 R/W 1
17©2017 Integrated Device Technology, Inc December 18, 2017
5X2503 Datasheet
SMBus Table Byte 6: PLL3 Charge Pump Control
Note: Formula: (iRef (10μA) × (1+SiRef) × (1 × 1X + 2 × 2X + 4 × 4X + 8 × 8X + 16 × 16X)) / ((24 × /24) + (3 × /3))
SMBus Table Byte 7: PLL1 Control and OUTDIV5 Divider
SMBus Table Byte 8: PLL1 M Divider
Byte 06h Name Control Function Type 0 1 PWD
Bit 7 OUTDIV 3 Source Output divider 3 source clock selection R/W PLL2 DIV4seed 0
Bit 6 PLL3_CP_8X PLL3 charge pump control R/W — x8 1
Bit 5 PLL3_CP_4X PLL3 charge pump control R/W — x4 1
Bit 4 PLL3_CP_2X PLL3 charge pump control R/W — x2 0
Bit 3 PLL3_CP_1X PLL3 charge pump control R/W — x1 1
Bit 2 PLL3_CP_/24 PLL3 charge pump control R/W — /24 1
Bit 1 PLL3_CP_/3 PLL3 charge pump control R/W — /3 0
Bit 0 PLL3_SIREF PLL3 SiRef current selection R/W 10μA20μA0
Byte 07h Name Control Function Type 0 1 PWD
Bit 7 PLL1_MDIV_Doubler PLL1 reference clock doubler R/W disable enable 0
Bit 6 PLL1_SIREF PLL1 SiRef current selection R/W 10.8μA21.6μA0
Bit 5 PLL1_EN_CH2 PLL1 output Channel 2 control R/W disable enable 1
Bit 4 PLL1_EN_3rdpole PLL1 3rd pole control R/W disable enable 0
Bit 3 OUTDIV5[3] Output divider5 control bit 3 R/W
DIV5[3:2] = 1,2,4,5; DIV5[1:0] =
1,3,5,10; Default Divider = 1 × 10 = 10
0
Bit 2 OUTDIV5[2] Output divider5 control bit 2 R/W 0
Bit 1 OUTDIV5[1] Output divider5 control bit 1 R/W 1
Bit 0 OUTDIV5[0] Output divider5 control bit 0 R/W 1
Byte 08h Name Control Function Type 0 1 PWD
Bit 7 PLL1_MDIV1 PLL3 VCO reference clock divider 1 R/W disable M DIV1 bypass divider (/1) 0
Bit 6 PLL1_MDIV2 PLL3 VCO reference clock divider 2 R/W disable M DIV2 bypass divider (/2) 0
Bit 5 PLL1 M_DIV[5] PLL1 reference clock divider control bit 5 R/W
3–64, default is 26
0
Bit 4 PLL1 M_DIV[4] PLL1 reference clock divider control bit 4 R/W 1
Bit 3 PLL1 M_DIV[3] PLL1 reference clock divider control bit 3 R/W 1
Bit 2 PLL1 M_DIV[2] PLL1 reference clock divider control bit 2 R/W 0
Bit 1 PLL1 M_DIV[1] PLL1 reference clock divider control bit 1 R/W 1
Bit 0 PLL1 M_DIV[0] PLL1 reference clock divider control bit 0 R/W 0
18©2017 Integrated Device Technology, Inc December 18, 2017
5X2503 Datasheet
SMBus Table Byte 9: PLL1 VCO N Divider
SMBus Table Byte 10: PLL Loop Filter and N Divider
SMBus Table Byte 11: PLL1 Charge Pump
Byte 09h Name Control Function Type 0 1 PWD
Bit 7 PLL1 N_DIV[7] PLL1 VCO feedback divider control bit 7 R/W
12–2048, default is 600
0
Bit 6 PLL1 N_DIV[6] PLL1 VCO feedback divider control bit 6 R/W 1
Bit 5 PLL1 N_DIV[5] PLL1 VCO feedback divider control bit 5 R/W 0
Bit 4 PLL1 N_DIV[4] PLL1 VCO feedback divider control bit 4 R/W 1
Bit 3 PLL1 N_DIV[3] PLL1 VCO feedback divider control bit 3 R/W 1
Bit 2 PLL1 N_DIV[2] PLL1 VCO feedback divider control bit 2 R/W 0
Bit 1 PLL1 N_DIV[1] PLL1 VCO feedback divider control bit 1 R/W 0
Bit 0 PLL1 N_DIV[0] PLL1 VCO feedback divider control bit 0 R/W 0
Byte 0Ah Name Control Function Type 0 1 PWD
Bit 7 PLL1_R100K PLL1 loop filter resister 100kΩ R/W bypass plus 100kΩ 1
Bit 6 PLL1_R50K PLL1 loop filter resister 50kΩ R/W bypass plus 50kΩ 0
Bit 5 PLL1_R25K PLL1 loop filter resister 25kΩ R/W bypass plus 25kΩ 1
Bit 4 PLL1_R12.5K PLL1 loop filter resister 12.5kΩ R/W bypass plus 12.5kΩ 1
Bit 3 PLL1_R1.0K PLL1 loop filter resister 1kΩ R/W bypass only 1.0kΩ applied 0
Bit 2 PLL1 N_DIV[10] PLL1 VCO feedback integer divider bit 10 R/W
12–2048, default is 600
0
Bit 1 PLL1 N_DIV[9] PLL1 VCO feedback integer divider bit 9 R/W 1
Bit 0 PLL1 N_DIV[8] PLL1 VCO feedback integer divider bit 8 R/W 0
Byte 0Bh Name Control Function Type 0 1 PWD
Bit 7 PLL1_CP_32X PLL1 charge pump control R/W — x32 0
Bit 6 PLL1_CP_16X PLL1 charge pump control R/W — x16 0
Bit 5 PLL1_CP_8X PLL1 charge pump control R/W — x8 0
Bit 4 PLL1_CP_4X PLL1 charge pump control R/W — x4 0
Bit 3 PLL1_CP_2X PLL1 charge pump control R/W — x2 0
Bit 2 PLL1_CP_1X PLL1 charge pump control R/W — x1 1
Bit 1 PLL1_CP_/24 PLL1 charge pump control R/W — /24 1
Bit 0 PLL1_CP_/3 PLL1 charge pump control R/W — /3 0
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27P28-P30

5X2503-000NDGI

Mfr. #:
Buy 5X2503-000NDGI
Manufacturer:
IDT
Description:
Clock Generators & Support Products Microclock Programmable Clock Generator
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet