OMO ElectronicOMO Electronic
Expand menu
Hello, Sign inMy Account
0 Cart

PTN3460BS/F4Y

P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27P28-P30P31-P32
1. General description
PTN3460 is an (embedded) DisplayPort to LVDS bridge device that enables connectivity
between an (embedded) DisplayPort (eDP) source and LVDS display panel. It processes
the incoming DisplayPort (DP) stream, performs DP to LVDS protocol conversion and
transmits processed stream in LVDS format.
PTN3460 has two high-speed ports: Receive port facing DP Source (for example,
CPU/GPU/chip set), Transmit port facing the LVDS receiver (for example., LVDS display
panel controller). The PTN3460 can receive DP stream at link rate 1.62 Gbit/s or
2.7 Gbit/s and it can support 1-lane or 2-lane DP operation. It interacts with DP source via
DP Auxiliary (AUX) channel transactions for DP link training and setup.
It supports single bus or dual bus LVDS signaling with color depths of 18 bits per pixel or
24 bits per pixel and pixel clock frequency up to 112 MHz. The LVDS data packing can be
done either in VESA or JEIDA format. Also, the DP AUX interface transports
I
2
C-over-AUX commands and support EDID-DDC communication with LVDS panel. To
support panels without EDID ROM, the PTN3460 can emulate EDID ROM behavior
avoiding specific changes in system video BIOS.
PTN3460 provides high flexibility to optimally fit under different platform environments. It
supports three configuration options: multi-level configuration pins, DP AUX interface, and
I
2
C-bus interface.
PTN3460 can be powered by either 3.3 V supply only or dual supplies (3.3 V/1.8 V) and is
available in the HVQFN56 7 mm 7 mm package with 0.4 mm pitch.
2. Features and benefits
2.1 Device features
Embedded microcontroller and on-chip Non-Volatile Memory (NVM) allow for flexibility
in firmware updates
LVDS panel power-up (/down) sequencing control
Firmware controlled panel power-up (/down) sequence timing parameters
No external timing reference needed
EDID ROM emulation to support panels with no EDID ROM
Supports EDID structure v1.3
On-chip EDID emulation up to seven different EDID data structures
eDP complying PWM signal generation or PWM signal pass through from eDP source
PTN3460
eDP to LVDS bridge IC
Rev. 4 — 12 March 2014 Product data sheet
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 12 March 2014 2 of 32
NXP Semiconductors
PTN3460
eDP to LVDS bridge IC
2.2 DisplayPort receiver features
Compliant to DP v1.2 and v1.1a
Compliant to eDP v1.2 and v1.1
Supports Main Link operation with 1 or 2 lanes (default mode is 2-lane operation)
Supports Main Link rate: Reduced Bit Rate (1.62 Gbit/s) and High Bit Rate (2.7 Gbit/s)
Supports 1 Mbit/s AUX channel
Supports Native AUX and I
2
C-over-AUX transactions
Supports down spreading to minimize EMI
Integrated 50 termination resistors provide impedance matching on both Main Link
lanes and AUX channel
High performance Auto Receive Equalization enabling optimal channel compensation,
device placement flexibility and power saving at CPU/GPU
Supports eDP authentication options: Alternate Scrambler Seed Reset (ASSR) and
Alternate Framing
Supports Fast Link training and Full Link training
Supports DisplayPort symbol error rate measurements
2.3 LVDS transmitter features
Compatible with ANSI/TIA/EIA-644-A-2001 standard
Supports RGB data packing as per JEIDA and VESA data formats
Supports pixel clock frequency from 25 MHz to 112 MHz
Supports single LVDS bus operation up to 112 mega pixels per second
Supports dual LVDS bus operation up to 224 mega pixels per second
Supports color depth options: 18 bpp, 24 bpp
Programmable center spreading of pixel clock frequency to minimize EMI
Supports 1920 1200 at 60 Hz resolution in dual LVDS bus mode
Programmable LVDS signal swing to pre-compensate for channel attenuation or allow
for power saving
Supports PCB routing flexibility by programming for:
LVDS bus swapping
Channel swapping
Differential signal pair swapping
Supports Data Enable polarity programming
DDC control for EDID ROM access – I
2
C-bus interface up to 400 kbit/s
2.4 Control and system features
Device programmability
Multi-level configuration pins enabling wider choice
I
2
C-bus slave interface supporting Standard-mode (100 kbit/s) and
Fast-mode(400kbit/s)
Power management
Low-power state: DP AUX command-based Low-power mode (SET POWER)
Deep power-saving state via a dedicated pin
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 12 March 2014 3 of 32
NXP Semiconductors
PTN3460
eDP to LVDS bridge IC
2.5 General
Power supply: with on-chip regulator
3.3 V 10 % (integrated regulator switched on)
3.3 V 10 %, 1.8 V 5 % (integrated regulator switched off)
ESD: 8 kV HBM, 1 kV CDM
Operating temperature range: 0 C to 70 C
HVQFN56 package 7 mm 7 mm, 0.4 mm pitch; exposed center pad for thermal relief
and electrical ground
3. Applications
AIO platforms
Notebook platforms
Netbooks/net tops
4. System context diagram
Figure 1 illustrates the PTN3460 usage.
5. Ordering information
[1] PTN3460BS/Fx is firmware-specific, where the ‘x’ indicates the firmware version.
[2] Notes on firmware and marking:
a) Firmware versions are not necessarily backwards compatible.
b) Box/reel labels will indicate the firmware version via the orderable part number (for example, labeling will indicate PTN3460BS/F1 for
firmware version 1). A sample label is illustrated in Figure 8
.
[3] Topside marking is limited to PTN3460BS and will not indicate the firmware version.
[4] Maximum package height is 1 mm.
Fig 1. PTN3460 context diagram
002aaf831
eDP LVDS
MOTHERBOARD
cable
notebook or AIO platform
PTN3460
DP to LVDS
BRIDGE
CPU/GPU/
CHIP SET
LVDS PANEL
Table 1. Ordering information
Type number Topside mark Package
Name Description Version
PTN3460BS/Fx
[1][2]
PTN3460BS
[3]
HVQFN56 plastic thermal enhanced very thin quad flat package;
no leads; 56 terminals; body 7 7 0.85 mm
[4]
;
0.4 mm pitch
SOT949-2
P1-P3P4-P6P7-P9P10-P12P13-P15P16-P18P19-P21P22-P24P25-P27P28-P30P31-P32

PTN3460BS/F4Y

Mfr. #:
Buy PTN3460BS/F4Y
Manufacturer:
NXP Semiconductors
Description:
Display Interface IC eDP to LVDS bridge IC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet