PTN3460 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 12 March 2014 22 of 32
NXP Semiconductors
PTN3460
eDP to LVDS bridge IC
12.4 DisplayPort AUX characteristics
[1] Results in the bit rate of 1 Mbit/s including the overhead of Manchester II coding.
[2] Maximum allowable UI variation within a single transaction at connector pins of a transmitting device. Equal to 24 ns maximum.
The transmitting device is a source device for a request transaction and a sink device for a reply transaction.
[3] Maximum allowable UI variation within a single transaction at connector pins of a receiving device. Equal to 30 ns maximum.
The transmitting device is a source device for a request transaction and a sink device for a reply transaction.
[4] V
AUX_DIFFp-p
=2V
AUX_P
V
AUX_N
.
[5] Common-mode voltage is equal to V
bias_TX
(or V
bias_RX
) voltage.
[6] Steady-state common-mode voltage shift between transmit and receive modes of operation.
[7] Total drive current of the transmitter when it is shorted to its ground.
[8] The AUX channel AC-coupling capacitor placed both on the DisplayPort source and sink devices.
Table 19. DisplayPort AUX characteristics
Symbol Parameter Conditions Min Typ Max Unit
UI unit interval
[1]
0.4 0.5 0.6 s
t
jit(cc)
cycle-to-cycle jitter time transmitting device
[2]
- - 0.04 UI
receiving device
[3]
- - 0.05 UI
V
AUX_DIFFp-p
AUX differential peak-to-peak voltage transmitting device
[4]
0.39 - 1.38 V
receiving device
[4]
0.32 - 1.36 V
R
AUX_TERM(DC)
AUX CH termination DC resistance informative - 100 -
V
AUX_DC_CM
AUX DC common-mode voltage
[5]
0- 2.0V
V
AUX_TURN_CM
AUX turnaround common-mode voltage
[6]
--0.3V
I
AUX_SHORT
AUX short-circuit current limit
[7]
--90mA
C
AUX
AUX AC coupling capacitor
[8]
75 - 200 nF
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 12 March 2014 23 of 32
NXP Semiconductors
PTN3460
eDP to LVDS bridge IC
12.5 LVDS interface characteristics
12.6 Control inputs and outputs
[1] For DDC_SCL, DDC_SDA, MS_SCL, MS_SDA characteristics, please refer to UM10204, “I
2
C-bus specification and user manual”
(Ref. 11
).
Table 20. LVDS interface characteristics
Symbol Parameter Conditions Min Typ Max Unit
V
o(dif)(p-p)
peak-to-peak differential
output voltage
R
L
= 100 ;
CFG4 pin is open and LVDS interface
control 2 register in default value
250 300 350 mV
V
o(dif)
differential output voltage
variation
R
L
= 100 ;
change in differential output voltage
between complementary output states
--50mV
V
cm
common-mode voltage R
L
= 100 1.125 1.2 1.375 V
I
OS
output short-circuit current R
L
= 100 --24mA
I
OZ
OFF-state output current output 3-state circuit current;
R
L
=100; LVDS outputs are 3-stated;
receiver biasing at 1.2 V
--20A
t
r
rise time R
L
= 100 ; from 20 % to 80 % - - 390 ps
t
f
fall time R
L
= 100 ; from 80 % to 20 % - - 390 ps
t
sk
skew time intra-pair skew between differential
pairs
--50ps
inter-pair skew between 2 adjacent
LVDS channels
--200ps
m modulation index for center spreading
minimum modulation depth - 0 - %
maximum modulation depth - 2.5 - %
f
mod
modulation frequency center spreading 30 - 100 kHz
Table 21. Control input and output characteristics
Symbol Parameter Conditions Min Typ Max Unit
Signal output pins — PVCCEN, BKLTEN, HPDRX, PWMO
V
OH
HIGH-level output voltage I
OH
= 2mA 2.4 - - V
V
OL
LOW-level output voltage I
OL
=2mA - - 0.4 V
Control input pins — RST_N, PD_N, TESTMODE, DEV_CFG, CFG[4:1]
V
IH
HIGH-level input voltage 0.7V
DD(3V3)
-- V
V
IL
LOW-level input voltage - - 0.3V
DD(3V3)
V
Control input pin — EPS_N
V
IH
HIGH-level input voltage 0.7V
DD(3V3)
-- V
V
IL
LOW-level input voltage - - 0.2V
DD(3V3)
V
DDC_SDA, DDC_SCL, MS_SDA, MS_SCL
[1]
V
IH
HIGH-level input voltage 0.7V
DD(3V3)
-5.25 V
V
IL
LOW-level input voltage - - 0.3V
DD(3V3)
V
I
OL
LOW-level output current static output; V
OL
= 0.4 V 3.0 - - mA
PTN3460 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 4 — 12 March 2014 24 of 32
NXP Semiconductors
PTN3460
eDP to LVDS bridge IC
13. Package outline
Fig 7. Package outline SOT949-2 (HVQFN56)

5HIHUHQFHV
2XWOLQH
YHUVLRQ
(XURSHDQ
SURMHFWLRQ
,VVXHGDWH
,(& -('(& -(,7$
627
02
VRWBSR


8QLW
PP
PD[
QRP
PLQ


    
  
$

'LPHQVLRQV
1RWH
3ODVWLFRUPHWDOSURWUXVLRQVRIPPPD[LPXPSHUVLGHDUHQRWLQFOXGHG
+94)1SODVWLFWKHUPDOHQKDQFHGYHU\WKLQTXDGIODWSDFNDJHQROHDGV
WHUPLQDOVERG\[[PP
627
$
''
K
((
K
\
H

H
H
/

YZ


\
      

$

   
PP
VFDOH
GHWDLO;
WHUPLQDO
LQGH[DUHD
WHUPLQDO
LQGH[DUHD
%
H
H
H
H

$
$
'
(
/





$
(
K
E
'
K
$
E



&
\
&
\
;
H
H
$&
%
Y
Z$

PTN3460BS/F4Y

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
Display Interface IC eDP to LVDS bridge IC
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union