Data Sheet AD9515
Rev. A | Page 17 of 28
OFFSET (Hz)
L(f) (dBc/Hz)
10 10M1M100k10k1k100
–170
–110
–130
–120
–140
–150
–160
05597-051
Figure 17. Additive Phase Noise—LVPECL, Divide = 1, 245.76 MHz
OFFSET (Hz)
L(f) (dBc/Hz)
10 10M1M100k10k1k100
–170
–80
–90
–110
–100
–120
–130
–140
–150
–160
05597-048
Figure 18. Additive Phase Noise—LVDS, Divide = 1, 245.76 MHz
OFFSET (Hz)
L(f) (dBc/Hz)
10 10M1M100k10k1k100
–170
–100
–110
–120
–130
–140
–150
–160
05597-045
Figure 19. Additive Phase Noise—CMOS, Divide = 1, 245.76 MHz
OFFSET (Hz)
L(f) (dBc/Hz)
10 10M1M100k10k1k100
–170
–110
–130
–120
–140
–150
–160
05597-052
Figure 20. Additive Phase Noise—LVPECL, Divide = 1, 622.08 MHz
OFFSET (Hz)
L(f) (dBc/Hz)
10 10M1M100k10k1k100
–170
–80
–90
–110
–100
–120
–130
–140
–150
–160
05597-049
Figure 21. Additive Phase Noise—LVDS, Divide = 2, 122.88 MHz
OFFSET (Hz)
L(f) (dBc/Hz)
10 10M1M100k10k1k100
–170
–100
–110
–120
–130
–140
–150
–160
05597-046
Figure 22. Additive Phase Noise—CMOS, Divide = 4, 61.44 MHz