TJA1083G All information provided in this document is subject to legal disclaimers. © NXP B.V. 2018. All rights reserved.
Product data sheet Rev. 1 — 18 January 2018 4 of 41
NXP Semiconductors
TJA1083G
FlexRay node transceiver
5. Pinning information
5.1 Pinning
5.2 Pin description
6. Functional description
6.1 Power modes
The TJA1083G features three power modes: Normal, Standby and Power-off. Normal and
Standby modes can be selected via the STBN input (HIGH for Normal mode) once the
transceiver has been powered up. See Table 3
for a detailed description of pin signaling in
the three power modes.
Fig 2. Pin configuration
7-$*77
9
,2
9
&
&
7;'
%
3
7;(1
%
0
5;' *1'
%*( (551
67%1 6&61
6&/. 6'2
DDD





Table 2. Pin description
Symbol Pin Type Description
V
IO
1 P supply voltage for V
IO
voltage level adaptation
TXD 2 I transmit data input; internal pull-down
TXEN 3 I transmitter enable input; when HIGH transmitter disabled; internal
pull-up
RXD 4 O receive data output
BGE 5 I bus guardian enable input; when LOW transmitter disabled; internal
pull-down
STBN 6 I mode control input; transceiver in Normal mode when HIGH;
internal pull-down
SCLK 7 I SPI clock signal; internal pull-up
SDO 8 O SPI data output
SCSN 9 I SPI chip select input; internal pull-up/pull-down
ERRN 10 O error diagnosis output and wake-up indication
GND 11 P ground
BM 12 I/O bus line minus
BP 13 I/O bus line plus
V
CC
14 P supply voltage (+5 V)
TJA1083G All information provided in this document is subject to legal disclaimers. © NXP B.V. 2018. All rights reserved.
Product data sheet Rev. 1 — 18 January 2018 5 of 41
NXP Semiconductors
TJA1083G
FlexRay node transceiver
[1] The wake flag is set if a valid wake-up event is detected while switching to Standby mode.
[2] The wake flag is set if a valid wake-up event is detected.
[3] V
uvd(VCC)
> V
CC
> V
th(det)POR
.
[4] Pins ERRN and RXD reflect the state of the wake flag prior to the V
CC
undervoltage event.
[5] The internal signals at pins STBN, BGE and TXD are set LOW; the internal signals at pins TXEN, SCLK and SCSN are set HIGH.
[6] Except when V
CC
= 0; in this case BP and BM are floating.
6.1.1 Normal mode
In Normal mode, the transceiver transmits and receives data via the bus lines BP and BM.
The transmitter and the normal receiver are enabled, along with the undervoltage
detection function. The timing diagram for Normal mode is illustrated in Figure 3
.
Table 3. Pin signaling in the different power modes
Mode STBN UV at
V
IO
UV
at
V
CC
ERRN RXD SDO Biasing
BP, BM
UV-det Trans-
mitter
Low-
power
receiver
LOW HIGH LOW HIGH
Normal HIGH no no error
flag
set
error
flag
reset
bus
DATA
_0
bus
DATA_1
or idle
high-
impedance
(in simple
error
indication
mode) or
enabled
(in SPI
mode)
V
CC
/ 2 enabled enabled enabled
[1]
Standby LOW no no wake
flag
set
wake
flag
reset
wake
flag
set
wake
flag
reset
GND disabled enabled
[2]
LOW no yes
[3]
wake
flag
set
[4]
wake
flag
reset
[4]
wake
flag
set
[4]
wake
flag
reset
[4]
disabled
HIGH no yes
[3]
error
flag
set
error
flag
reset
wake
flag
set
[4]
wake
flag
reset
[4]
Xyes
[5]
no LOW LOW high-
impedance
enabled
[2]
Xyes
[5]
yes
[3]
LOW LOW disabled
Power-off X X
[5]
yes high-
impedance
HIGH GND
[6]
disabled disabled
TJA1083G All information provided in this document is subject to legal disclaimers. © NXP B.V. 2018. All rights reserved.
Product data sheet Rev. 1 — 18 January 2018 6 of 41
NXP Semiconductors
TJA1083G
FlexRay node transceiver
Table 4 describes the behavior of the transmitter in Normal mode, when the temperature
flag (TEMP HIGH) is not set and with no timeout on pin TXEN. Transmitter behavior is
illustrated in Figure 13
.
The transmitter is activated during the first LOW level on pin TXD while pin BGE is HIGH
and pin TXEN is LOW.
In Normal mode, the normal receiver output is connected directly to pin RXD (see
Table 5
). Receiver behavior is illustrated in Figure 14.
When V
IO
and V
CC
are within their operating ranges, pin ERRN indicates the status of the
error flag. See Section 6.8
for a detailed description of error signaling in Normal mode.
Fig 3. Timing diagram for Normal mode
DDD
7;'
%*(
5;'
%0
%3
7;(1
Table 4. Transmitter operation in Normal mode
BGE TXEN TXD Bus state Transmitter
L X X idle transmitter is disabled
X H X idle transmitter is disabled
H L H DATA_1 transmitter is enabled; the bus lines are actively driven;
BP is driven HIGH and BM is driven LOW
H L L DATA_0 transmitter is enabled; the bus lines are actively driven;
BP is driven LOW and BM is driven HIGH
Table 5. Behavior of normal receiver in Normal mode
Bus state RXD
DATA_0 L
DATA_1 H
idle H

TJA1083GTT/0Z

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
Interface - Specialized TJA1083GTT/TSSOP14//0/REEL 13 Q1 NDP SSB
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet