Expand menu
Hello, Sign in
My Account
0
Cart
Home
Products
Sensors
Semiconductors
Passive Components
Connectors
Power
Electromechanical
Optoelectronics
Circuit Protection
Integrated Circuits - ICs
Main Products
Manufacturers
Blog
Services
About OMO
About Us
Contact Us
Check Stock
EP9315-IBZ
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P39
P40-P42
P43-P45
P46-P48
P49-P51
P52-P54
P55-P57
P58-P60
P61-P63
P64-P64
40
Copyright 20
10 Cirrus Logi
c (All Rights Rese
rved)
DS638F2
EP9315
Enhanced Universal Platform
SOC Processor
Note:
The definitions for the DIOWn:STOP
, DI
ORn:HDMARDY
n:HSTROBE and IORDY:DDMARDYn:
DSTROBE signal lines are no
longer in effect after DMARQ and DMACKn are negated.
Figure 25. Host Terminating
an Ultra DMA data-in
Burst
DMARQ
(device)
DMACKn
(host)
STOP
(host)
HDMARDYn
(host)
DSTROBE
(device)
DD (15:0)
IDEDA[2:0]
IDECS0n,
IDECS1n
t
LI
t
LI
t
RP
t
RFS
t
MLI
t
ACK
t
ACK
t
ACK
t
DVH
t
DVS
t
MLI
t
ZAH
t
AZ
t
IORDYZ
CRC
DS638F2
Copyright 201
0 Cirrus Logic (A
ll Rights Reser
ved)
41
EP9315
Enhanced Univ
ersal Platform SOC Processor
Note:
The definitions for the DIOWn:ST
OP
, DIORn:HDMARDYn
:HSTR
OBE and IORDY:DDMARDYn:DSTROBE signal lines are not
in effect until DMARQ and DMACKn are a
sserted.
Figure 26. Initiating an Ultra DMA data-o
ut Burst
DMARQ
(device)
DMACKn
(host)
STOP
(host)
DDMARDYn
(device)
HSTROBE
(hos
t)
DD (15:0)
IDEDA[2:0]
IDECS0n,
IDECS1n
t
UI
t
ACK
t
ACK
t
ACK
t
ENV
t
LI
t
UI
t
DVS
t
DVH
t
ZIORDY
42
Copyright 20
10 Cirrus Logi
c (All Rights Rese
rved)
DS638F2
EP9315
Enhanced Universal Platform
SOC Processor
Note:
DD (15:0) and HSTROBE signals are shown at both the d
evice
and the host to emphasize that cable settling time as well as
cable propagation delay shall not allow the data signals to be co
ns
idered stable at the device until some time after they are
driven by the host.
Figure 27. Sustained Ultra DMA data-
out Burst
Note:
1. The device may negate DMARQ to request termination of the Ultra DMA burst n
o sooner than t
RP
after DDMARDYn is
negated.
2. If the t
SR
timing is not satisfied, the device may receive
zero, one, or
two more data words from the host.
Figure 28. Device Pausing an
Ultra DMA data-out Burst
HSTROBE
(host
)
DD (15:0)
(host
)
HSTROBE
(device)
DD (15:0)
(device)
t
CYCWR
t
2CYCW
R
t
2CYCW
R
t
CYCWR
t
DVH
t
DVS
t
DVH
t
DVS
t
DVH
t
DH
t
DS
t
DS
t
DH
t
DH
DD (15:
0)
(host)
HSTROBE
(host)
DDMARDYn
(device)
STOP
(host)
DMACKn
(host)
DMARQ
(device)
t
RP
t
SR
t
RFS
P1-P3
P4-P6
P7-P9
P10-P12
P13-P15
P16-P18
P19-P21
P22-P24
P25-P27
P28-P30
P31-P33
P34-P36
P37-P39
P40-P42
P43-P45
P46-P48
P49-P51
P52-P54
P55-P57
P58-P60
P61-P63
P64-P64
EP9315-IBZ
Mfr. #:
Buy EP9315-IBZ
Manufacturer:
Cirrus Logic
Description:
Microprocessors - MPU IC Universal Platfrm ARM9 SOC Prcessor
Lifecycle:
New from this manufacturer.
Delivery:
DHL
FedEx
Ups
TNT
EMS
Payment:
T/T
Paypal
Visa
MoneyGram
Western
Union
Products related to this Datasheet
EP9315-IBZ
EP9315-CBZ