PCF85162 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 5 — 17 December 2014 4 of 53
NXP Semiconductors
PCF85162
32 × 4 universal LCD driver for low multiplex rates
6. Pinning information
6.1 Pinning
Top view. For mechanical details, see Figure 28.
Fig 2. Pin configuration for TSSOP48 (PCF85162T)
3&)7
6 6
6 6
6 6
6 6
6 6
6 6
6 6
6 6
6 6
6'$ 6
6&/ 6
6<1& 6
&/. 6
9
''
6
26& 6
$ 6
$ 6
$ 6
6$ 6
9
66
6
9
/&'
6
%3 6
%3 6
%3 %3
DDD







































PCF85162 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 5 — 17 December 2014 5 of 53
NXP Semiconductors
PCF85162
32 × 4 universal LCD driver for low multiplex rates
6.2 Pin description
7. Functional description
The PCF85162 is a versatile peripheral device designed to interface between any
microcontroller to a wide variety of LCD segment or dot matrix displays. It can directly
drive any static or multiplexed LCD containing up to four backplanes and up to
32 segments.
7.1 Commands of PCF85162
The commands available to the PCF85162 are defined in Table 5.
All available commands carry a continuation bit C in their most significant bit position as
shown in Figure 21
. When this bit is set logic 1, it indicates that the next byte of the
transfer to arrive will also represent a command. If this bit is set logic 0, it indicates that
the command byte is the last in the transfer. Further bytes will be regarded as display data
(see Table 6
).
Table 4. Pin description
Input or input/output pins must always be at a defined level (V
SS
or V
DD
) unless otherwise specified.
Symbol Pin Type Description
SDA 10 input/output I
2
C-bus serial data line
SCL 11 input I
2
C-bus serial clock
SYNC
12 input/output cascade synchronization input or
output; if not used it must be left open
CLK 13 input/output clock line
V
DD
14 supply supply voltage
OSC 15 input internal oscillator enable
A0 to A2 16 to 18 input subaddress inputs
SA0 19 input I
2
C-bus address input
V
SS
20 supply ground supply voltage
V
LCD
21 supply LCD supply voltage
BP0 to BP3 22 to 25 output LCD backplane outputs
S0 to S22,
S23 to S31
26 to 48,
1 to 9
output LCD segment outputs
Table 5. Definition of PCF85162 commands
Bit position labeled as - is not used.
Command Operation code Reference
Bit 7 6 5 4 3 2 1 0
mode-set C 1 0 - E B M[1:0] Table 7
load-data-pointer C 0 0 P[4:0] Table 8
device-select C1100A[2:0] Table 9
bank-select C 1 1 1 1 0 I O Table 10
blink-select C 1 1 1 0 AB BF[1:0] Table 11
PCF85162 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet Rev. 5 — 17 December 2014 6 of 53
NXP Semiconductors
PCF85162
32 × 4 universal LCD driver for low multiplex rates
7.1.1 Command: mode-set
The mode-set command allows configuring the multiplex mode, the bias levels and
enabling or disabling the display.
[1] The possibility to disable the display allows implementation of blinking under external control.
[2] Default value.
[3] The display is disabled by setting all backplane and segment outputs to V
LCD
.
[4] Not applicable for static drive mode.
7.1.2 Command: load-data-pointer
The load-data-pointer command defines the display RAM address where the following
display data will be sent to.
[1] Default value.
Table 6. C bit description
Bit Symbol Value Description
7C continue bit
0 last control byte in the transfer; next byte will be regarded
as display data
1 control bytes continue; next byte will be a command too
Table 7. Mode-set command bit description
Bit Symbol Value Description
7C0, 1see Table 6
6 to 5 - 10 fixed value
4 - - unused
3E display status
[1]
0
[2]
disabled (blank)
[3]
1 enabled
2B LCD bias configuration
[4]
0
[2] 1
3
bias
1
1
2
bias
1 to 0 M[1:0] LCD drive mode selection
01 static; BP0
10 1:2 multiplex; BP0, BP1
11 1:3 multiplex; BP0, BP1, BP2
00
[2]
1:4 multiplex; BP0, BP1, BP2, BP3
Table 8. Load-data-pointer command bit description
See Section 7.6.1
.
Bit Symbol Value Description
7C0, 1see Table 6
6 to 5 - 00 fixed value
4 to 0 P[4:0] 00000
[1]
to
11111
5 bit binary value, 0 to 31; transferred to the data pointer to
define one of 32 display RAM addresses

PCF85162T/1,118

Mfr. #:
Manufacturer:
NXP Semiconductors
Description:
LCD Drivers I2C - LCD Driver
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet