2 ADC/8 DAC with PLL,
192 kHz, 24-Bit Codec
Data Sheet
ADAU1328
Rev. B Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2006-2013 Analog Devices, Inc. All rights reserved.
Technical Support www.analog.com
FEATURES
PLL generated or direct master clock
Low EMI design
108 dB DAC/107 dB ADC dynamic range and SNR
94 dB THD + N
Single 3.3 V supply
Tolerance for 5 V logic inputs
Supports 24 bits and 8 kHz to 192 kHz sample rates
Differential ADC input
Single-ended DAC output
Log volume control with autoramp function
SPI® controllable for flexibility
Software controllable clickless mute
Software power-down
Right justified, left justified, I
2
S and TDM modes
Master and slave modes up to 16-channel in/out
48-lead LQFP
APPLICATIONS
Home theater systems
Set-top boxes
Digital audio effects processors
GENERAL DESCRIPTION
The ADAU1328 is a high performance, single-chip codec that
provides two analog-to-digital converters (ADCs) with differential
input and eight digital-to-analog converters (DACs) with
single-ended output using the Analog Devices, Inc. patented
multibit sigma-delta -Δ) architecture. An SPI port is included,
allowing a microcontroller to adjust volume and many other
parameters. The ADAU1328 operates from 3.3 V digital and
analog supplies. The ADAU1328 is available in a 48-lead
(single-ended output) LQFP. Other members of this family
include a differential DAC output version.
The ADAU1328 is designed for low EMI. This consideration is
apparent in both the system and circuit design architectures.
By using the on-board PLL to derive the master clock from the
LR clock or from an external crystal, the ADAU1328 eliminates
the need for a separate high frequency master clock and can
also be used with a suppressed bit clock. The digital-to-analog
and analog-to-digital converters are designed using the latest
ADI continuous time architectures to further minimize EMI. By
using 3.3 V supplies, power consumption is minimized, further
reducing emissions.
FUNCTIONAL BLOCK DIAGRAM
DEC
FILTER
48/96/
192kHz
SERIAL DATA PORT
DIGITAL AUDIO
INPUT/OUTPUT
PRECISION
VOLTAGE
REFERENCE
TIMING MANAGEMENT
AND CONTROL
(CLOCK AND PLL)
CONTROL
PORT
SPI
CONTROL DATA
INPUT/OUTPUT
12.488MHz 6.144MHz
ADAU1328
ADC
ADC
DAC
DAC
DAC
DAC
DAC
DAC
DAC
DAC
DIGITAL
FILTER
AND
VOLUME
CONTROL
SDATA
OUT
SDATA
IN
CLOCKS
06102-001
Figure 1.
ADAU1328* PRODUCT PAGE QUICK LINKS
Last Content Update: 02/23/2017
COMPARABLE PARTS
View a parametric search of comparable parts.
DOCUMENTATION
Data Sheet
ADAU1328: 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
Data Sheet
TOOLS AND SIMULATIONS
AD1938 IBIS Model
REFERENCE MATERIALS
Technical Articles
Benchmarking Integrated Audio: Why CPU Usage Alone
No Longer Predicts User Experience
DESIGN RESOURCES
ADAU1328 Material Declaration
PCN-PDN Information
Quality And Reliability
Symbols and Footprints
DISCUSSIONS
View all ADAU1328 EngineerZone Discussions.
SAMPLE AND BUY
Visit the product page to see pricing options.
TECHNICAL SUPPORT
Submit a technical question or find your regional support
number.
DOCUMENT FEEDBACK
Submit feedback for this data sheet.
This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not
trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.
ADAU1328 Data Sheet
Rev. B | Page 2 of 32
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications ..................................................................................... 3
Test Conditions ............................................................................. 3
Analog Performance Specifications ........................................... 3
Crystal Oscillator Specifications................................................. 4
Digital Input/Output Specifications........................................... 4
Power Supply Specifications........................................................ 5
Digital Filters ................................................................................. 6
Timing Specifications .................................................................. 6
Absolute Maximum Ratings ............................................................ 8
Thermal Resistance ...................................................................... 8
ESD Caution .................................................................................. 8
Pin Configuration and Function Descriptions ............................. 9
Typical Performance Characteristics ........................................... 11
Theory of Operation ...................................................................... 13
Analog-to-Digital Converters (ADCs) .................................... 13
Digital-to-Analog Converters (DACs) .................................... 13
Clock Signals ............................................................................... 13
Reset and Power-Down ............................................................. 14
Serial Control Port ..................................................................... 14
Power Supply and Voltage Reference ....................................... 15
Serial Data PortsData Format ............................................... 15
Time-Division Multiplexed (TDM) Modes ............................ 15
Daisy-Chain Mode ..................................................................... 19
Control Registers ............................................................................ 24
Definitions ................................................................................... 24
PLL and Clock Control Registers ............................................. 24
DAC Control Registers .............................................................. 25
ADC Control Registers .............................................................. 27
Additional Modes ....................................................................... 29
Application Circuits ....................................................................... 30
Outline Dimensions ....................................................................... 31
Ordering Guide .......................................................................... 31
REVISION HISTORY
2/13Rev. A to Rev. B
Changes to t
CLH
Parameter, Comments Column, Table 6............ 7
Changes to Serial Control Port Section ....................................... 14
7/11Rev. 0 to Rev. A
Deleted References to I
2
C ............................................. Throughout
Changes to Table 9, DSDATAx/ASDATAx Pin Descriptions ..... 9
Updated Outline Dimensions ....................................................... 31
6/06—Revision 0: Initial Version

ADAU1328BSTZ-RL

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Interface - CODECs 2 ADC/8 DAC w/ PLL 192kHz 24B
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet