LTC4417
22
4417f
applicaTions inForMaTion
Figure 13. Industrial Hand Held Computer
electrolytic capacitors, add 20% to C
L
and for ceramic
NP0 C
S
capacitors subtract 5%.
R
S
=
(6V 1.8V) 120µF 20mΩ
6.5nF 700mV
R
S
= 2.22kΩ
(22)
The standard value of 2.21kΩ is chosen for R
S
and C
VS1
is chosen to be ten times C
S
or 68nF. Although 1.8V is a
typical value for V
GS
, there is sufficient margineven if
V
GS
= 0V, the resulting I
DM
is lower than the 71A rating.
With R
S
and C
S
known, the desired load capacitance with
inrush current limiting is checked with Equation (14)
as shown in Equation (23). Because the required load
capacitance of 90µF is lower than the chosen load ca-
pacitor of 100µF, the initial choice of 100µF is suitable.
C
L
2A (3µs+12µs+ 0.79 2.21kΩ 6.8nF)
600mV
C
L
90µF
(23)
VS1
V1 V
OUT
VALID1
VALID2
VALID3
12V SUPPLY
C
IN
2700µF
7.4V Li-Ion
BATTERY
(2 × 3.7V)
UV1
OV1
R3
806k
R2
41.2k
R1
60.4k
R6
768k
R5
53.6k
R4
113k
R9
768k
R8
53.6k
R7
113k
R10
1M
R11
1M
R12
1M
V2 INVALID
V3 INVALID
V1 INVALID
R
HYS
255k
1%
V2
UV2
OV2
V3 EN
SHDN
HYS
CAS
UV3
OV3
4417 F13
G1 VS2 VS3G2
C
VS3
0.1µF
GND
LTC4417
G3
IRF7324
M5 M6
IRF7324
M3 M4
IRF7324
M1 M2
C
VS2
0.1µF
C
VS1
68nF
C
V1
0.1µF
C
V2
0.1µF
C
V3
0.1µF
+
C
L
100µF
V
OUT
+
+
7.4V Li-Ion
BATTERY
(2 × 3.7V)
+
R
S
2.21k
D
S
BAT54
C
S
6.8nF
140k
140k
LTC4417
23
4417f
applicaTions inForMaTion
Significant power is dissipated during the channel transi-
tion time. The SOA of the P-channel MOSFET should be
checked to make sure their SOA is not violated.
Worst case slew rate limited channel transition time
would occur when the lithium-ion batteries are running
low at 5.6V, and the supply connects while running 20%
high, at 14.4V. This results in a time of 25µs, as shown
in Equation (24).
dt =
(14.4V 5.6V) 100µF
35A
dt = 25µs
(24)
The IRF7324 thermal response curve at 25µs shows Z
θJA
to be approximately 0.18 for a single pulse. The Z
θJA
of
0.18 results in a maximum transient power dissipation of
694W at 25°C and 361W at 85°C. The external P-channel
MOSFETs will dissipate no more than 8.8V 37A = 325W
during this period, below the available 361W at 85°C.
The initial soft-start period will also force the external
back-to-back MOSFETs to dissipate significant power. To
check the SOA during this period, start with Equation (9).
t
STARTUP
(ms) =
12V
5[V/ms]
t
STARTUP
(ms) = 2.4ms
(25)
I
MAXCAP
current of 500mA is calculated using Equation (10).
I
MAXCAP
= 100µF • 5[V/ms]
I
MAXCAP
= 500mA
(26)
The worst case soft-start power dissipation from Equa-
tion (11) is:
P
SS
(W) = 12V • 500mA
P
SS
(W) = 6W
(27)
The soft-start power dissipation of 6W is well below the
calculated transient power dissipation (P
DM
) of 79.4W at
a T
C
of 25°C. An ambient temperature, T
A
, of 85°C results
in a P
DM
of 41.3W, indicating it is sufficient to handle the
2.4ms transient 6W power dissipation. A graphical check
with the manufacturer’s SOA curves confirms sufficient
operating margin.
Setting Operational Range
Assuming the 12V source has a tolerance of ±20%, the
input source has an operational undervoltage limit of
9.6V and an overvoltage limit of 14.4V. Ideally the UV1,
UV2 and UV3 and OV1, OV2 and OV3 thresholds would
be set to these limits. However, since the actual threshold
varies by 1.5% and resistor tolerances are 1%, OV and
UV limits must be adjusted to ±26% or 8.9V and 15.1V.
Further, instead of using the internal fixed 30mV, a UV
hysteresis of 200mV is set using an external hysteresis
current of 250nA.
The
design p
rocess starts with setting R
HYS
using
Equation (1).
R
HYS
=
63mV
250nA
= 252kΩ
(28)
The nearest standard value is 255kΩ.
Now set the UV hysteresis value using R3
R3 =
Desired Hysteresis
I
OVUV(HYS)
=
200mV
247nA
= 810kΩ
(29)
The nearest standard value is 806kΩ.
With R3 set, the remaining resistance can be determined
with
R1,2 =
R3
UV
TH(FALLING)
V
OVUV(THR)
=
806kΩ
8.9V 1V
= 102kΩ
(30)
R1 is
R1=
R1,2+R3
OV
TH(RISING)
=
102kΩ+ 806kΩ
15.1V
= 60.1kΩ
(31)
The nearest 1% standard value is: 60.4kΩ.
R2 is
R2 = R1,2 – R3 = 102kΩ – 60.4kΩ = 41.6kΩ (32)
The nearest 1% standard value is 41.2kΩ.
LTC4417
24
4417f
applicaTions inForMaTion
Because this is a single resistive string R2, R3, and
I
OV_UV(HYS)
sets the hysteresis voltage with Equation (30)
OV
HYS
= (R2 + R3) • I
OVUV(HYS)
=
(41.2kΩ + 806kΩ) • 247nA = 209mV
(33)
This results in an OV threshold of 15.0V and UV threshold
of 8.9V. With hysteresis, the OV
HYS
threshold is 14.8V
and the UV
HYS
threshold is 9.1V. For the desired OV and
UV 6% accuracy, 1% resistors used in this example are
acceptable.
Values for R4 to R6 and R7 to R9 for V2 and V3 are
similarly calculated.
Layout Considerations
Sheet resistance of 1oz copper is ~530µΩ per square.
Although small, resistances add up quickly in high current
applications. Keep high current traces short with minimum
trace widths of 0.02" per amp to ensure traces stay at a
reasonable temperatures. Using 0.03" per amp or wider
is recommended. To improve noise immunity, place OV/
UV resistive dividers as close to the LTC4417 as possible.
Transient voltage suppressors should be located as close
to the input connector as possible with short wide traces
to GND. Figure 14 shows a partial layout that addresses
these issues.
Figure 14. Recommended PCB Layout
1
2
3
4
5
6
7
8
9
10
11
12
TO V3 COMMON SOURCE
TO V3 COMMON GATE
TRANSIENT
VOLTAGE
SUPPRESSOR
GNDGND
24
23
22
21
20
19
18
17
16
15
14
13
FROM V1
INPUT SOURCE
0.03" PER
AMPERE
NOT TO SCALE
EN
SHDN
HYS
UV1
OV1
UV2
OV2
UV3
OV3
VALID1
VALID2
VALID3
V1
V2
V3
VS1
G1
VS2
G2
VS3
G3
V
OUT
CAS
GND
R3
R2
R1
R6
R5
R4
C
V1
G
C
V2
C
V3
R9
R8
R7
FROM V2
INPUT SOURCE
TO V3 INPUT SUPPLY
G
S
S
G
G
S
S
D
D
D
TO OUTPUT
D

LTC4417HUF#PBF

Mfr. #:
Manufacturer:
Analog Devices / Linear Technology
Description:
Power Management Specialized - PMIC 2.5V to 36V Prioritized Triple PowerPath Controller
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union