SiI 1161 PanelLink Receiver
Data Sheet
29 SiI-DS-0096-D
Table 15. Two Pixels per Clock Input with One Pixel per Clock Output TFT Mode
TFT VGA Output Tx Input Data Rx Output Data TFT Panel Input
24-bpp 18-bpp 160 1161 141B 24-bpp 18-bpp
B0 – 0 DIE0 QE0 Q0 B0
B1 – 0 DIE1 QE1 Q1 B1
B2 – 0 B0 – 0 DIE2 QE2 Q2 B2 B0
B3 – 0 B1 – 0 DIE3 QE3 Q3 B3 B1
B4 – 0 B2 – 0 DIE4 QE4 Q4 B4 B2
B5 – 0 B3 – 0 DIE5 QE5 Q5 B5 B3
B6 – 0 B4 – 0 DIE6 QE6 Q6 B6 B4
B7 – 0 B5 – 0 DIE7 QE7 Q7 B7 B5
G0 – 0 DIE8 QE8 Q8 G0
G1 – 0 DIE9 QE9 Q9 G1
G2 – 0 G0 – 0 DIE10 QE10 Q10 G2 G0
G3 – 0 G1 – 0 DIE11 QE11 Q11 G3 G1
G4 – 0 G2 – 0 DIE12 QE12 Q12 G4 G2
G5 – 0 G3 – 0 DIE13 QE13 Q13 G5 G3
G6 – 0 G4 – 0 DIE14 QE14 Q14 G6 G4
G7 – 0 G5 – 0 DIE15 QE15 Q15 G7 G5
R0 – 0 DIE16 QE16 Q16 R0
R1 – 0 DIE17 QE17 Q17 R1
R2 – 0 R0 – 0 DIE18 QE18 Q18 R2 R0
R3 – 0 R1 – 0 DIE19 QE19 Q19 R3 R1
R4 – 0 R2 – 0 DIE20 QE20 Q20 R4 R2
R5 – 0 R3 – 0 DIE21 QE21 Q21 R5 R3
R6 – 0 R4 – 0 DIE22 QE22 Q22 R6 R4
R7 – 0 R5 – 0 DIE23 QE23 Q23 R7 R5
B0 – 1 DIO0
B1 – 1 DIO1
B2 – 1 B0 – 1 DIO2
B3 – 1 B1 – 1 DIO3
B4 – 1 B2 – 1 DIO4
B5 – 1 B3 – 1 DIO5
B6 – 1 B4 – 1 DIO6
B7 – 1 B5 – 1 DIO7
G0 – 1 DIO8
G1 – 1 DIO9
G2 – 1 G0 – 1 DIO10
G3 – 1 G1 – 1 DIO11
G4 – 1 G2 – 1 DIO12
G5 – 1 G3 – 1 DIO13
G6 – 1 G4 – 1 DIO14
G7 – 1 G5 – 1 DIO15
R0 – 1 DIO16
R1 – 1 DIO17
R2 – 1 R0 – 1 DIO18
R3 – 1 R1 – 1 DIO19
R4 – 1 R2 – 1 DIO20
R5 – 1 R3 – 1 DIO21
R6 – 1 R4 – 1 DIO22
R7 – 1 R5 – 1 DIO23
ShiftClk/2 ShiftClk/2 IDCK ODCK ODCK ShiftClk ShiftClk
VSYNC VSYNC VSYNC VSYNC VSYNC VSYNC VSYNC
HSYNC HSYNC HSYNC HSYNC HSYNC HSYNC HSYNC
DE DE DE DE DE DE DE