Texas Instruments Incorporated - 14 -
GC3021A 3.3V MIXER AND CARRIER REMOVAL CHIP SLWS137A
This document contains information which may be changed at any time without notice
EOUT PHASE ERROR OUT. Active high
The phase error RAM output is clocked out of the chip on this pin.
This signal is made available mostly for diagnostic purposes.
SO
SYNC OUT. Active low
This signal is either one of the input syncs, the one shot sync OS
,
or the internal counters terminal count strobe TC
.
C[0:15] CONTROL DATA I/O BUS. Active high
This is the 16 bit control data I/O bus. Control register contents are
loaded into the chip or read from the chip through these pins. The
chip will only drive these pins when CE
and RE are low and WE is
high.
A[0:8] CONTROL ADDRESS BUS. Active high
These pins are used to address the control registers, phase error
RAM and the snapram memory within the chip.
WE
, RE READ/WRITE CONTROL. Active low
These pin determines if the control bus cycle is a read or write
operation.
CE
CHIP ENABLE. Active low
This control strobe enables the chip for read or write operations.
VCC SUPPLY VOLTAGE. Fixed voltage
The power supply pins.
GND CHIP GROUND. Fixed voltage
The power supply ground pins.
Texas Instruments Incorporated - 15 -
GC3021A 3.3V MIXER AND CARRIER REMOVAL CHIP SLWS137A
This document contains information which may be changed at any time without notice
4.0 CONTROL REGISTERS
The chip is configured and controlled through the use of 14 sixteen bit control registers. These
registers are accessed for reading or writing using the control bus pins (CS, R/W, A[0:8], and C[0:15])
described in the previous section. The register names and their addresses are:
ADDRESS
NAME ADDRESS NAME
0 MODE_REG 8 OUTPUT_REGA
1 SYNC_REG0 9 OUTPUT_REGB
2 SYNC_REG1 10 OUTPUT_REGC
3 DELAY_REG 11 OUTPUT_REGD
4 COUNTER_REG0 12 SNAP_REG
5 PLL_REG 13 PHASE_REG
6 FREQ_REG0 14 ONE_SHOT
7 FREQ_REG1 15 TEST_OUT
16 DC_I_IN
17 DC_Q_IN
18 DC_I_OUT
19 DC_Q_OUT
20 to 255 unused
256 to 511 Snapshot memory (read only)
256 to 511 Phase Error memory (write only)
The DC offset registers contain twos complement values. Only the 12 LSBs are used.
The following sections describe each of these registers. The type of each register bit is either R or
R/W indicating whether the bit is read only or read/write. All bits are active high.
Suggested default settings for using the chip in carrier removal applications is given for each
register.
Texas Instruments Incorporated - 16 -
GC3021A 3.3V MIXER AND CARRIER REMOVAL CHIP SLWS137A
This document contains information which may be changed at any time without notice
4.1 MODE CONTROL REGISTER
This register contains the mode control bits. The suggested default value is 5280 (HEX).
ADDRESS 0: MODE_REG
BIT
TYPE NAME DESCRIPTION
0,1 (LSBs) R/W INPUT[0:1] This two bit field controls the input data selection. The
input modes are:
INPUT DESCRIPTION
0 Complex data input
1 High speed real data input
2 Diagnostic ramp input
3 Zero input
2-6 R/W - unused
7 R/W MIXER_ROUND Round the mixer multiplier products to 12 bits. The
products are truncated to 12 bits if this control is low.
8 R/W ADDER_CLEAR Clears one input to the adder in the mixer circuit to allow
the I
even
and Q
even
outputs to be routed to the symbol
offset circuitry. See Section 2.5.
9 R/W 2X_GAIN Enables the 2X gain circuit in the mixer circuit.
10 R/W OFFSET Delays the I sample in the symbol offset circuit by one
clock cycle relative to the Q sample.
11 R/W OFFSET_HOLD Samples and holds every other I,Q pair in the symbol
offset circuit. The OFFSET_SYNC mode (See Section
4.2) determines how the sample and hold timing is
synchronized to the input data.
12 R/W QMAP_ENABLE Enables the quadrant map mode. This mode maps the
I,Q pairs into the first quadrant for phase error lookup
when this mode is selected. The error is then mapped
back to the correct quadrant after it is looked up in the
phase error memory.
13 R/W QMAP_ROUND Round instead of truncate the I,Q samples in the phase
error circuit. If QMAP_ENABLE is set the values are
rounded into the 7 MSBs, otherwise they are rounded to
the 6 MSB.
14 R/W QMAP_INVERT Convert negative numbers to positive numbers in the
Qmap mode by inverting the data bits (1s complement
negation) rather than negating them.
15 R/W NCO_MODE Turns on the high speed NCO mode. Must be high for
the high speed double rate input mode, low otherwise.

LT5546EUF#PBF

Mfr. #:
Manufacturer:
Analog Devices Inc.
Description:
Modulator / Demodulator 17MHz Demodulator w. VGA
Lifecycle:
New from this manufacturer.
Delivery:
DHL FedEx Ups TNT EMS
Payment:
T/T Paypal Visa MoneyGram Western Union

Products related to this Datasheet